Conference Paper

An On-chip Communication Mechanism Design in the Embedded Heterogeneous Multi-core Architecture.

Zhejiang Univ., Hangzhou
DOI: 10.1109/ICNSC.2008.4525524 Conference: Proceedings of the IEEE International Conference on Networking, Sensing and Control, ICNSC 2008, Hainan, China, 6-8 April 2008
Source: DBLP

ABSTRACT Much attention is now placed on the CMP (chip multiprocessor) architecture design while one important issue in this domain is the on-chip communication mechanism. The classic design of communication mechanism in embedded heterogeneous multi-core processor only satisfies its basic communication requirement and will cost a lot of additional communication. This paper proposes a novel communication mechanism called 'Main-Cooperation' model whose kernel component controls all the on-chip communication. The experimentation result shows that our model is 23% better than the classic one in the domain.

0 Bookmarks
 · 
43 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: IBM introduced Power4-based systems in 2001. The Power4 design integrates two processor cores on a single chip, a shared second-level cache, a directory for an off-chip third-level cache, and the necessary circuitry to connect it to other Power4 chips to form a system. The dual-processor chip provides natural thread-level parallelism at the chip level. The Power5 is the next-generation chip in this line. One of our key goals in designing the Power5 was to maintain both binary and structural compatibility with existing Power4 systems to ensure that binaries continue executing properly and all application optimizations carry forward to newer systems. With that base requirement, we specified increased performance and other functional enhancements of server virtualization, reliability, availability, and serviceability at both chip and system levels. We describe the approach we used to improve chip-level performance.
    IEEE Micro 04/2004; · 2.39 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper describes an SOC design of a complex, low power and high performance open multimedia application platform (OMAP<sup>TM</sup>) for 3G wireless. The design integrates a high performance DSP subsystem based on a low power TMS320C55x DSP and an MPU subsystem based on the ARM9 microprocessor for the optimal combination of high performance with low power consumption. This paper explains the system design and the SoC implementations of the platform.
    SOC Conference, 2003. Proceedings. IEEE International [Systems-on-Chip]; 10/2003
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Describes how multimedia applications will be enabled in 3G wireless terminals thanks to the efficiency of the DSP core embedded in the TI Open Multimedia Application Platform (OMAP). The OMAP H/W architecture is described, with an emphasis on how multimedia applications (video, audio, speech) will benefit from this advanced architecture. The paper also depicts the advantages provided by a combined RISC/DSP architecture, compared to a single RISC architecture, for 3G multimedia mobile applications
    Acoustics, Speech, and Signal Processing, 2001. Proceedings. (ICASSP '01). 2001 IEEE International Conference on; 02/2001