Conference Paper

Millimeter-scale nearly perpetual sensor system with stacked battery and solar cells.

Univ. of Michigan, Ann Arbor, MI, USA
DOI: 10.1109/ISSCC.2010.5433921 Conference: IEEE International Solid-State Circuits Conference, ISSCC 2010, Digest of Technical Papers, San Francisco, CA, USA, 7-11 February, 2010
Source: DBLP

ABSTRACT An 8.75 mm3 sensor system is implemented with a near-threshold ARM Cortex-M3 core, custom 3.3 fW leakage-per-bit SRAM, two 1 mm2 solar cells, a thin-film Li-ion battery, and an integrated power management unit. The 2.1 ¿W system enters a 100 pW data-retentive sleep state between sensor measurements and harvests energy from the solar cells to enable nearly perpetual operation.

  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Ultra-low-voltage operation improves energy efficiency of logic circuits by a factor of 10×, at the expense of speed, which is acceptable for applications with low-to-medium performance requirements such as RFID, biomedical devices and wireless sensors. However, in 65/45 nm CMOS, variability and short-channel effects significantly harm robustness and timing closure of ultra-low-voltage circuits by reducing noise margins and jeopardizing gate delays. The consequent guardband on the supply voltage to meet a reasonable manufacturing yield potentially ruins energy efficiency. Moreover, high leakage currents in these technologies degrade energy efficiency in case of long stand-by periods. In this paper, we review recently published techniques to design robust and energy-efficient ultra-low-voltage circuits in 65/45 nm CMOS under relaxed yet strict timing constraints.
    12/2011; 1(3). DOI:10.3390/jlpea1010001
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a new average-8T write/read decoupled (A8T-WRD) SRAM architecture for low-power sub/near-threshold SRAM in power-constraint applications such as biomedical implants and autonomous sensor nodes. The proposed architecture consists of several novel concepts in dealing with issues in sub/near-threshold SRAM including: 1) the differential and data-independent-leakage read port that facilitates robust and faster read operation and alleviates issues in the half-selected cell (pseudo-write) while reducing the area compared to the conventional 8T cell and 2) the various configurations from 14T for a baseline cell to 6.5T for an area-efficient 16-bit cell. These configurations reduce the overall bitcell area and enable low operating voltage. Two memory blocks based on the proposed architecture at the size of 16 and 64 kb, respectively, are fabricated in 0.13- $mu{rm m}$ CMOS process. The 64 kb prototype has an active area of 0.512 ${rm mm}^{2}$ which is 16% less than that of the conventional 8T-cell-based design. The chip is fully functional for the read operation with 260 mV at 245 kHz and 270 mV for the write operation at 1 MHz. It can hold data down to 170 mV where the standby power consumption is only 884 nW.
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems 05/2014; 22(5):971-982. DOI:10.1109/TVLSI.2013.2265265 · 1.14 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: A highly integrated 2.4GHz wireless communications platform for an Active RFID system supporting perpetual operation in indoor lighting conditions is presented. The system requires no external components except an antenna, two BAW resonators, a small solar panel, and a rechargeable battery. It is implemented in 65nm CMOS, comprising of a BAW-based transceiver, digital baseband and integrated power management unit. Including converter losses, the system consumes 850nW when idle, 155μW in receive mode, and 4.7mW in transmit mode.
    ESSCIRC (ESSCIRC), 2012 Proceedings of the; 01/2012

Preview (2 Sources)

1 Download
Available from