Conference Paper

Communication Architectures for Dynamically Reconfigurable FPGA Designs.

DOI: 10.1109/IPDPS.2007.370364 Conference: 21th International Parallel and Distributed Processing Symposium (IPDPS 2007), Proceedings, 26-30 March 2007, Long Beach, California, USA
Source: DBLP

ABSTRACT This paper gives a survey of communication architectures which allow for dynamically exchangeable hardware modules. Four different architectures are compared in terms of reconfiguration capabilities, performance, flexibility and hardware requirements. A set of parameters for the classification of the different communication architectures is presented and the pro and cons of each architecture are elaborated. The analysis takes a minimal communication system for connecting four hardware modules as a common basis for the comparison of the diverse data given in the papers on the different architectures.

1 Follower
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: invited book chapter
    The Future of Computing - Essays in memory of Stamatis Vassiliadis, Edited by K. L. M. Bertels, S. Cotofana, G. N. Gaydadjiev, K. G. W. Goossens, S. Hamdioui, B. H. H. Juurlink, H. J. van Gelderen, 09/2007: chapter The von Neumann Syndrome; TU Delft., ISBN: 978-90-807957-3-0
  • [Show abstract] [Hide abstract]
    ABSTRACT: The increasing complexity of modern digital devices demands for ever increasing communication requirements, and for an ever increasing heterogeneity of the target applications. Specifically, different communication domains may be implemented using the same chip area, for instance to allow multiple parallel applications to be loaded onto the device. A flexible, reliable yet performant communication infrastructure is hereby proposed, to ensure inter-domain communication and cooperation. A novel communication-centric design is proposed to easily integrate classical bus-based systems with Network-on-Chip architectures, taking directly into consideration the resource requirements of the target FPGA device.
  • [Show abstract] [Hide abstract]
    ABSTRACT: Network-on-chip (NoC) has been identified as an attractive solution to the ever increasing interconnect problem in complex system-on-chip designs, particularly in those that include partial dynamically reconfigurable logic. To be integrated in NoC architecture, three issues for the design of a NoC-based reconfiguration system have to be considered at the same time. First, the processor cannot involve the entire reconfiguration process for the sake of NoC scalability. Second, NoC architecture as communication between IP cores is implemented by network protocols in NoC. Third, inclusion of reconfigurability into the chip demands additional chip area, besides the area penalty caused by the NoC itself. Tradeoffs between area and chip flexibility thus have to be carefully evaluated. In this article we describe a high-performance, low-area reconfiguration controller design that satisfies stringent performance and latency requirements. This proposed controller architecture is implemented at the transport layer, and all the operations related to reconfiguration are performed only on the network interface (NI) side to minimise the disturbance to the network performance. In addition, this NI also performs protocol conversions that are vital to ease the integration of IP cores obtained from various vendors using standard and/or propriety communication protocols. Experimental results with a Xilinx FPGA have confirmed the robustness and superiority of the proposed controller and the NI designs for NoC-based systems.
    International Journal of Electronics 10/2010; 97(10-10):1207-1225. DOI:10.1080/00207217.2010.512019 · 0.75 Impact Factor


Available from