Conference Paper

Low power integrated scan-retention mechanism.

IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA
DOI: 10.1145/566408.566436 Conference: Proceedings of the 2002 International Symposium on Low Power Electronics and Design, 2002, Monterey, California, USA, August 12-14, 2002
Source: DBLP

ABSTRACT This paper presents a methodology for unifying the scan mechanism and data retention in latches which leads to scannable latches with the data retention capability achieved at a very low power overhead during the active mode. A detailed analysis of power and area overhead is presented, with layout examples for various common latch styles. Implications of using different power gating techniques for reducing leakage during sleep mode on the design of retention latches are considered, including well biasing for leakage control and sharing wells between gated logic and retention latch devices.


Available from: Stephen Kosonocky, May 22, 2014
  • Journal of Low Power Electronics 04/2005; 1:73-84. DOI:10.1166/jolpe.2005.008
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: In many new high performance designs, the leakage component of power consumption is comparable to the switching component. Reports indicate that 40% or even higher percentage of the total power consumption is due to the leakage of transistors. This percentage will increase with technology scaling unless effective techniques are introduced to bring leakage under control. This article focuses on circuit optimization and design automation techniques to accomplish this goal. The first part of the article provides an overview of basic physics and process scaling trends that have resulted in a significant increase in the leakage currents in CMOS circuits. This part also distinguishes between the standby and active components of the leakage current. The second part of the article describes a number of circuit optimization techniques for controlling the standby leakage current, including power gating and body bias control. The third part of the article presents techniques for active leakage control, including use of multiple-threshold cells, long channel devices, input vector design, transistor stacking to switching noise, and sizing with simultaneous threshold and supply voltage assignment.
    IEICE Transactions on Electronics 04/2005; 88-C(4):509-519. DOI:10.1093/ietele/e88-c.4.509 · 0.39 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents two area and power-delay efficient state retention pulsed flops with scan and reset capabilities for sub-90 nm production low-power designs. The proposed flops also mitigate area overhead and integration complexity in SoC designs by implementing a single retention control signal and shared function/scan mode clock.
    Computer Design, 2008. ICCD 2008. IEEE International Conference on; 11/2008