Conference Proceeding

Low power integrated scan-retention mechanism.

IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA;
01/2002; In proceeding of: Proceedings of the 2002 International Symposium on Low Power Electronics and Design, 2002, Monterey, California, USA, August 12-14, 2002
Source: DBLP

ABSTRACT This paper presents a methodology for unifying the scan mechanism and data retention in latches which leads to scannable latches with the data retention capability achieved at a very low power overhead during the active mode. A detailed analysis of power and area overhead is presented, with layout examples for various common latch styles. Implications of using different power gating techniques for reducing leakage during sleep mode on the design of retention latches are considered, including well biasing for leakage control and sharing wells between gated logic and retention latch devices.

0 0
 · 
0 Bookmarks
 · 
52 Views
  • [show abstract] [hide abstract]
    ABSTRACT: Shrinking technology nodes offer higher levels of integration and better performance. However, they are accompanied by increased dynamic (switching) and static (leakage) power densities. As seen in previous chapters, a wide array of power management technologies is used to control dynamic and static power in integrated circuits. Those include clock gating and various types of power gating techniques. Power gating and multiple voltage supplies usually result in the use of special low-power cells such as state-retention registers, isolation cells, and level shifters. In addition to the challenges inherent in testing logic that can operate in multiple power modes, it is necessary to thoroughly test all the power management features including the clock gaters, power gaters (or switches), the logic that controls them, and the aforementioned low-power cells. Testing this logic will be presented in this chapter, as well as a method for validating the integrity of the power distribution networks.
    11/2010: pages 295-322;
  • [show abstract] [hide abstract]
    ABSTRACT: This study presents a dual-edge triggered static scanable flip-flop suitable for low-power applications. The proposed circuit deploys reduced swing-clock and swing-data to manage dynamic power. Furthermore, it employs clock- and power-gating during idle mode to eliminate dynamic power and reduce static power, while retaining its state. The static structure of the circuit makes it feasible to be used in variable frequency power control designs. HSPICE post-layout simulation conducted for 90 nm complementary metal-oxide semiconductor technology indicates that in addition to state retention and test capability, the proposed design, in terms of power-delay product, device count and leakage power is comparable to other high-performance flip-flops.
    IET Computers & Digital Techniques 10/2010; · 0.28 Impact Factor
  • Source
    [show abstract] [hide abstract]
    ABSTRACT: Power gating has been widely employed to reduce subthreshold leakage. Data retention elements (flip-flops and isolation circuits) are used to preserve circuit states during standby mode, if the states are needed again after wake-up. These elements must be controlled by an external power management unit, causing a network of control signals implemented with extra wires and buffers. A power-gated circuit with autonomous data retention (APG) is proposed to remove the overhead involved in control signals. Retention elements in APG derive their control by detecting rising potential of virtual ground rails when power gating starts, i.e., they control themselves without explicit control signals. Design of retention elements for APG is addressed to facilitate safe capturing of circuit states. Experiments with 65-nm technology demonstrate that, compared to standard power gating, total wirelength, and average wiring congestion are reduced by 8.6% and 4.1% on average, respectively, at a cost of 6.8% area increase. In order to fast charge virtual ground rails, a pMOS switch driven by a short pulse is employed to directly provide charges to virtual ground. This helps retention elements avoid short-circuit current while making transition to standby mode. The optimization procedure for sizing pMOS switch and deciding pulse width is addressed, and assessed with 65-nm technology. Experiments show that, compared to standard power gating, APG reduces the delay to enter and exit the standby mode by 65.6% and 28.9%, respectively, with corresponding energy dissipation during the period cut by 46.1% and 36.5%. Standby mode leakage power consumption is also reduced by 15.8% on average.
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems 03/2011; · 1.22 Impact Factor

Full-text

View
0 Downloads
Available from