Conference Paper

A low-power design methodology for high-resolution pipelined analog-to-digital converters.

IC-Design-Lab., Univ. of Tehran, Iran;
DOI: 10.1109/LPE.2003.1231890 Conference: Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003, Seoul, Korea, August 25-27, 2003
Source: DBLP

ABSTRACT In this paper a general method to design a pipelined ADC with minimum power consumption is presented. By expressing the total static power consumption and the total input-referred noise of the converter as functions of the capacitor values and the resolutions of the converter stages, a simple optimization algorithm is employed to calculate the optimum values of these parameters, which lead to minimum power consumption while a. specified noise requirement is satisfied. To determine the bias current values of operational amplifiers, a novel optimal choice for settling and slewing time parameters is proposed applicable to both single-stage and two-stage Miller-compensated opamp, structures. Using the proposed methodology, the optimum values for capacitors, the resolutions and the opamp device sizes of all stages are determined in order to minimize the total power consumption. Design examples are presented and compared with conventional approaches to show the effectiveness of the proposed methodology.

  • [Show abstract] [Hide abstract]
    ABSTRACT: Signal to Noise and Distortion Ratio (SNDR) is widely chosen for dynamic characterization of ADC. For pipelined ADC in which the inner circuits' errors accumulate at the output, analysis of the origins of SNDR and its characterization can be very hard. However, due to a relationship between maximum INL of ADC and the distortion in its output codes, SNDR can be derived as a function of maximum INL value and its position in output codes. Utilizing this relationship, this paper develops two methods for SNDR enhancement that do not cost much power. The 50k sampled Monte-Carlo simulation in the behavioral level indicates 75% increase in the possibility of having SNDR > 60db just by utilizing these two methods.
    Electrical Engineering (ICEE), 2013 21st Iranian Conference on; 01/2013
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: In this work the design of a low power 10-bit 100MS/s pipeline ADC is presented. Low power consumption is realized by using an optimum bit per stage resolution and also by applying the correlated level shifting (CLS) technique for the first four stages. Moreover, by obviating the need for a first stage S/H, power consumption was reduced considerably. The first stage of the pipeline has a 2.5-bit resolution, following six 1.5-bit stages with a 2-bit flash ADC at the end. For more power efficiency, stage scaling for the first three stages was also applied. Simulation results in HSPICE using a standard 0.18� m CMOS technology showed a SNDR and SFDR of 59.97dB and 64.8dB, respectively, for a 49.2MHz 2-Vp-p input signal. ADC power consumption excluding buffers and bonding-pads is 6.67mW from a 1.8V supply voltage.
    Proceedings of the 24th Canadian Conference on Electrical and Computer Engineering, CCECE 2011, Niagara Falls, Ontario, Canada, 8-11 May, 2011; 01/2011
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper a novel compensation method for low power two-stage operational Amplifiers is proposed. The proposed model is used 50 nm CMOS technology and employs a 50 femto Farad capacitor as the compensation capacitor. Although the method uses Miller effect compensation as the compensation method, the compensation capacitor plays its rule in an indirect way. The proposed method has simulated and the results has compared to the conventional cascode and an improved miller compensation miller compensationmodel. Simulation results show that the proposed method is made a proper stability, bandwidth and settling time, where the other methods are unstable in the same technology.
    Multimedia Computing and Systems (ICMCS), 2012 International Conference on; 01/2012


Available from