Conference Paper

A low-power design methodology for high-resolution pipelined analog-to-digital converters.

IC-Design-Lab., Univ. of Tehran, Iran;
DOI: 10.1109/LPE.2003.1231890 Conference: Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003, Seoul, Korea, August 25-27, 2003
Source: DBLP

ABSTRACT In this paper a general method to design a pipelined ADC with minimum power consumption is presented. By expressing the total static power consumption and the total input-referred noise of the converter as functions of the capacitor values and the resolutions of the converter stages, a simple optimization algorithm is employed to calculate the optimum values of these parameters, which lead to minimum power consumption while a. specified noise requirement is satisfied. To determine the bias current values of operational amplifiers, a novel optimal choice for settling and slewing time parameters is proposed applicable to both single-stage and two-stage Miller-compensated opamp, structures. Using the proposed methodology, the optimum values for capacitors, the resolutions and the opamp device sizes of all stages are determined in order to minimize the total power consumption. Design examples are presented and compared with conventional approaches to show the effectiveness of the proposed methodology.

  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: The popularity of software radios is increasing, as they have become one of the important emerging technologies in mobile communications. One of the major challenges during development of mobile communications hardware is the inevitable low power requirement. In this paper, we investigate power management for software radios. The use of resolution adaptive analog to digital converters as well as the flexibility of the modulation schemes that a re-configurable radio provides is investigated. The concept of a resolution adaptive analog to digital converter is to trade performance for energy efficiency. The energy delay product is used to evaluate the performance versus energy tradeoffs and an adaptive power management method is proposed.
    VLSI, 2005. Proceedings. IEEE Computer Society Annual Symposium on; 06/2005
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: In this paper an improved method to design a power optimized pipeline ADC is presented. By analyzing the architecture of SHA and the dependency of power on SNR, supply voltage and sampling rate, the flowchart instructing the design of pipeline ADC is put forward which simultaneously determines the resolution distribution, the optimum value for capacitors scaling factor, the parameter of OTA in each stage. A 0.18-mum 10-bit 80-MS/s CMOS prototype achieves 58.1 dB SNDR is implemented to validate the power scaling approach.
    Intelligent Signal Processing and Communication Systems, 2007. ISPACS 2007. International Symposium on; 01/2007
  • [Show abstract] [Hide abstract]
    ABSTRACT: Signal to Noise and Distortion Ratio (SNDR) is widely chosen for dynamic characterization of ADC. For pipelined ADC in which the inner circuits' errors accumulate at the output, analysis of the origins of SNDR and its characterization can be very hard. However, due to a relationship between maximum INL of ADC and the distortion in its output codes, SNDR can be derived as a function of maximum INL value and its position in output codes. Utilizing this relationship, this paper develops two methods for SNDR enhancement that do not cost much power. The 50k sampled Monte-Carlo simulation in the behavioral level indicates 75% increase in the possibility of having SNDR > 60db just by utilizing these two methods.
    Electrical Engineering (ICEE), 2013 21st Iranian Conference on; 01/2013


Available from