Conference Paper

Low Power Single Electron Or/Nor Gate Operating at 10GHz.

DOI: 10.1109/ISVLSI.2010.78 Conference: IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2010, 5-7 July 2010, Lixouri Kefalonia, Greece
Source: DBLP

ABSTRACT The design and simulation of a single-electron OR/NOR gate is being presented using a Monte Carlo based tool. Both the OR/NOR behavior and the stability were verified while the free energy behavior of the circuit was also examined. The results confirmed that the circuit behaved as an OR/NOR gate, depicting improved characteristics than previously published single electron OR circuits, achieving a really fast operational speed at low power. Moreover, the noise through the circuit was nearly diminished, while a stable behavior of the circuit was verified without any noise present at the output points.

1 Follower
  • [Show abstract] [Hide abstract]
    ABSTRACT: This work describes the design of a reconfigurable logic gate array composed of single-electron tunneling (SET) transistors currently under investigation as potential post-CMOS candidates for future nano-scale integrated circuits for use in low-power embedded systems. A layer in the proposed array consists of a SET summing-inverter block replicated in subsequent blocks and extended to implement flexible logic functions in terms of the sum-of-products (SoP) and products-of-sum (PoS) forms. The reconfiguring of the array can be accomplished through the alteration of a block's logic function by way of a control voltage. The reconfigurable array can work normally at room temperature and can flexibly realize functions with better performance at lower power compared with pure MOSFET circuits.
    Microelectronics Journal 08/2013; 44(8):706-711. DOI:10.1016/j.mejo.2013.05.002 · 0.91 Impact Factor
  • Microelectronics Journal 08/2014; 45(8):1118. DOI:10.1016/j.mejo.2014.05.022 · 0.91 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: This work presents a 4-bit shift-register designed with single-electron tunneling devices. Firstly, a single-electron D flip-flop based on NAND gates was designed and simulated. Based on D flip-flops, the shift-register architecture was also designed and successfully simulated at room temperature. Some considerations about noise margin were made. Moreover, stability analyses for the SET NAND, SET D flip-flop and SET shift-register were carried out.
    Microelectronics Journal 04/2013; 44(4):332–338. DOI:10.1016/j.mejo.2013.02.012 · 0.92 Impact Factor


Available from
Jul 3, 2014