Conference Paper

Massively Parallel/Reconfigurable Emulation Model for the D-algorithm.

DOI: 10.1007/3-540-46117-5_134 Conference: Field-Programmable Logic and Applications, Reconfigurable Computing Is Going Mainstream, 12th International Conference, FPL 2002, Montpellier, France, September 2-4, 2002, Proceedings
Source: DBLP

ABSTRACT In this paper, we propose an approach to test generation based on reconfigurable devices, emulators, and Field Programmable
Gate Arrays (FPGA). This approach is based on automatically designing a circuit which implements the D-algorithm specialized
for the circuit under test. This approach exploits fine-grain parallelism in the forward/ backward implications, and conflict
checking. In this paper, we show an implementation with a lower hardware overhead than previous approaches making this technique
more attractive.

0 Bookmarks
 · 
31 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, we introduce a new approach for locating and diagnosing faults in sequential circuits. The approach is based on automatically designing a circuit which implements a closest match fault location algorithm specialized for the sequential circuit under diagnosis. Our result shows an order of magnitude improvements in term of speeds over software based fault location
    Computer Design: VLSI in Computers and Processors, 1998. ICCD '98. Proceedings. International Conference on; 11/1998
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This article describes an emulation-based method for locating stuck-at faults in combinational and synchronous sequential circuits. The method is based on automatically designing a circuit which implements a closest-match fault location algorithm specialized for the circuit under diagnosis (CUD). This method allows designers to perform dynamic fault location of stuck-at faults in large circuits, and eliminates the need for large storage required by a software-based fault dictionary. In fact, the approach is a pure hardware solution to fault diagnosis. We demonstrate the feasibility of the method in terms of hardware resources and diagnosis time by experimenting with ISCAS85 and ISCAS89 circuits. The emulation-based diagnosis method speeds up the diagnosis process by an order of magnitude compared to the software-based fault diagnosis. This speed-up is important, especially, when the on-line diagnosis of safety–critical systems is of concern.
    Journal of Electronic Testing 01/2007; 23:405-420. · 0.45 Impact Factor