Conference Paper

Crosstalk aware coupled line delay tree construction for on-chip interconnects

DOI: 10.1109/ISQED.2011.5770750 Conference: Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011, Santa Clara, California, USA, 14-16 March 2011
Source: DBLP


Crosstalk noise dominates in deep submicron VLSI design as interconnects are more closely placed over a small layout area. Signal response and signal integrity is largely affected by crosstalk delay and noise. In this paper, we propose a coupled line delay model for on-chip interconnects during global routing, with crosstalk between wires as the parameter to be optimized. Our proposed model is influenced by moment matching model of a transmission line. We propose an algorithm for crosstalk aware delay tree construction, optimizing the effect of crosstalk delay in the tree structure by employing a cut and join strategy. Experiments are done on some benchmark instances with different technology parameters, and simulation results obtained are quite encouraging.

1 Follower
11 Reads

Tuhina Samanta