A Digitally-Calibrated Phase-Locked Loop With Supply Sensitivity Suppression.
IEEE Trans. VLSI Syst 01/2011; 19:592-602. pp.592-602
Data provided are for informational purposes only. Although carefully collected, accuracy cannot be guaranteed. The impact factor represents a rough estimation of the journal's impact factor and does not reflect the actual current impact factor. Publisher conditions are provided by RoMEO. Differing provisions from the publisher's actual policy or licence agreement may be applicable.