Article

Toward Ideal On-Chip Communication Using Express Virtual Channels.

IEEE Micro 01/2008; 28:80-90. pp.80-90
Source: DBLP
0 0
 · 
0 Bookmarks
 · 
16 Views
  • Source
    Conference Proceeding: Express Virtual Channels with Taps (EVC-T): A Flow Control Technique for Network-on-Chip (NoC) in Manycore Systems
    Chao Chen, Jie Meng, A.K. Coskun, A. Joshi
    [show abstract] [hide abstract]
    ABSTRACT: Manycore systems require energy-efficient on-chip networks that provide high throughput and low latency. The performance of these on-chip networks affects cache access latency and, consequently, system performance. This paper proposes solutions to address the performance limitations related to the use of snoop-based cache coherence protocol on switched network-on-chip (NoC). We propose a new network flow control technique, Express Virtual Channel with Taps (EVC-T), for transmitting both broadcast packets and data packets efficiently. In addition, we propose a low-latency broadcast packet notification tree network that maintains the order of broadcast packets on an unordered NoC. We evaluate our technique using both synthetic traffic and parallel benchmark suites through detailed system simulation. EVC-T reduces the average network latency by 24% with a negligible change in power for synthetic benchmarks. For NAS parallel applications, EVC-T increases the instructions per cycle (IPC) by 9% on average with minimal increase in power. Our technique reduces the energy-delay product (EDP) by 13% on average across all benchmarks.
    High Performance Interconnects (HOTI), 2011 IEEE 19th Annual Symposium on; 09/2011
  • Source
    Article: Application-Aware Deadlock-Free Oblivious Routing
    Michel Ako Kinsy, Myong Hyon Cho, Tina Wen, Edward Suh, Marten Van Dijk, Srinivas Devadas
    [show abstract] [hide abstract]
    ABSTRACT: Conventional oblivious routing algorithms are either not application-aware or assume that each flow has its own private channel to ensure deadlock avoidance. We present a framework for application-aware routing that assures deadlock-freedom under one or more channels by forcing routes to conform to an acyclic channel dependence graph. Arbitrary minimal routes can be made deadlock-free through appropriate static channel allocation when two or more channels are available. Given bandwidth estimates for flows, we present a mixed integer-linear programming (MILP) approach and a heuristic approach for producing deadlock-free routes that minimize maximum channel load. The heuristic algorithm is calibrated using the MILP algorithm and evaluated on a number of benchmarks through detailed network simulation. Our framework can be used to produce application-aware routes that target the minimization of latency, number of flows through a link, bandwidth, or any combination thereof.
    author/dept web page.
  • Source
    Conference Proceeding: A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.
    Huaxi Gu, Jiang Xu, Wei Zhang
    Design, Automation and Test in Europe, DATE 2009, Nice, France, April 20-24, 2009; 01/2009
Data provided are for informational purposes only. Although carefully collected, accuracy cannot be guaranteed. The impact factor represents a rough estimation of the journal's impact factor and does not reflect the actual current impact factor. Publisher conditions are provided by RoMEO. Differing provisions from the publisher's actual policy or licence agreement may be applicable.

Amit Kumar