An Optimization Approach for the Synthesis of AUTOSAR Architectures

Ernest Wozniak, Asma Mehiaoui, Chokri Mraidha, Sara Tucci-Piergiovanni and Sébastien Gerard
CEA, LIST, Laboratory of Model-Driven Engineering Applied to Embedded Systems
91191 Gif-sur-Yvette CEDEX, FRANCE
{name.lastname}@cea.fr

Abstract

Synthesis of automotive architectures is a complex problem that needs an automated support. AUTOSAR, standard for the specification of automotive architectures, defines a synthesis process of software components and their connections in a set of fixed-priority OS tasks distributed over a network of ECUs. During the synthesis process software components are allocated on ECU-s. Since each component encapsulates a set of so-called runnable entities, synthesis completes by partitioning runnable entities in OS tasks with assigned fixed priorities. This paper proposes an optimization approach for the synthesis of AUTOSAR architectures based on genetic algorithms and mixed integer linear programming techniques. Optimization criteria consider end-to-end timing responses and memory consumption. Existing approaches do not consider the synthesis problem as a whole, preferring a staged approach or disregarding either allocation or partitioning. Nevertheless, solving the synthesis problem as whole can significantly improve optimization metrics.

1. Introduction

The AUTOSAR (AUTomotive Open System Architecture) [1] development process aligns to the MDE (Model Driven Engineering) principles as it is based on the use of models defined through meta-models and provides a development process based on progressive refinement of models. At the heart of the development process lays the synthesis of the functional architecture (encapsulating the system logic) in a real-time architecture made of fixed-priority tasks distributed over a network of ECU-s. The synthesis process according to the AUTOSAR can be divided in four main activities. The first one is called allocation as it consists in placing atomic software components on the ECU-s and exchanged signals on the buses. Each software component encapsulates the implementation of a specific functionality which is exposed to the outside world by means of ports. Internal behaviour of each atomic software component is represented by a graph of runnable entities, which in turn represent schedulable units of computation. Let us remark that each atomic software component contains at least one runnable entity. Runnables of the same component cannot be split among different ECU-s, hence we can say that allocation of atomic software components determines the allocation of runnables. From now on, when discussing allocation we refer to the allocation of runnable entities and data signals.

Second, third and fourth activity are partitioning, scheduling and ordering. Runnables and signals are being partitioned in OS tasks and messages which are then scheduled by the assignment of static priorities. Moreover the order of runnables inside a task is defined with respect to the functional constraints.

It is common and recommended practice [2] in this demarche, to specify end-to-end timing constraints at the highest level, between input and output ports of the highest level component of the architecture, usually representing the system under study (see Figure 1). For each external stimulus, consumed by an input port, the constraint specifies a deadline for the response to be produced on the output port. Each end-to-end constraint is progressively refined by specifying the end-to-end chain of runnable entities (traversing one or more atomic components) that are activated to produce a system response triggered by the given stimulus.

Figure 1 Visualization of end-to-end chain

By knowing runnables allocation their partitioning and order within the tasks as well as priorities of the tasks, the designer can now compute the response times of runnables end-to-end chains to see if end-to-end timing constraints are met. If some deadlines are violated, the designer has to find another configuration. This is a cumbersome process as the synthesis is an NP-hard problem. Hence appropriate support is required. In the current state of practice, only partial solutions exist as none of them handle all four dimensions (allocation, partitioning scheduling and ordering) at once. Most common solutions take as input a task model which means that the partitioning is already known or is done manually based on an engineer’s expertise. This severely minimizes the design space to explore and therefore
might exclude feasible solutions as shown later in this work.

This paper presents two techniques for the synthesis of AUTOSAR architectures in its entire form. The first technique is based on mixed integer linear programming (MILP). It returns the optimal solution but is limited to small size systems. In order to improve scalability – to address industrial size systems - a second technique, based on genetic algorithms (GA) is proposed. For both techniques optimization criteria relate to end-to-end responses and consumed memory. As runnables on the same ECUs communicate asynchronously through shared variables, a protection mechanism is required to guarantee data consistency and behaviour predictability. Protection mechanisms either take time or consume memory. Our techniques will operate a choice between a time-consuming and a memory-consuming protection mechanism, when optimizing response time and memory consumption.

This paper is organized as follows. The next section presents related work. Section 3 formalizes the system model, presents used schedulability analysis and memory consumption analysis, i.e. the way in which end-to-end responses and memory overhead are computed. Finally this section formulates the synthesis problem and optimization criteria. Section 4 presents the optimization technique, i.e. Genetic Algorithms. Due to lack of space, the MILP formulation is presented in the Appendix. Section 5 evaluates our techniques. First, results of the GA technique are compared against MILP results. Then the GA technique is evaluated against current approaches disregarding the partitioning dimension. Section 6 concludes the paper and discusses the future work.

2. Related Work

The literature on the synthesis problem is rich. There are many approaches that consider only the allocation and task scheduling problems and relate to different optimization metrics (like inter-ECU communication bandwidth) [3-6].

Concerning the system model and the optimization objectives our approach is closely related to the following works [7-12]. The [7] and [8] similarly as in our approach consider periodic activation and end-to-end responses as optimization criteria. The main difference is that the authors are considering OS tasks as an allocation unit and hence partitioning and ordering is fixed for them. Ferrari et al. [9] is the first work discussing possible strategies to protect shared data items and memory/timing tradeoffs. The work in [10] proposes a two-step technique for the allocation of AUTOSAR software components to the ECUs, taking into account protection mechanism as a parameter to specify. However it considers neither partitioning nor ordering. Authors of [11] and [12] also relate to the periodic runnables in their model. They consider additional mechanisms that can assure data consistency like the absence of preemption. The last can be done by defining so called preemption thresholds or preemption groups. In their work the allocation is fixed and hence their approach is for local optimization. Interestingly, the order of runnables as the parameter to manipulate is considered.

The main contribution of our work in relation to the current approaches ([13] gives an exhaustive survey on the existing methods for the optimization of real-time embedded systems) lies in a holistic deployment of the automotive architectures. None of the existing works is solving the four problems, i.e. allocation, partitioning, scheduling and ordering together, considering also assignment of a memory protection mechanism.

3. Formalism

3.1. System Model

The input system model consists of two graphs. The first one is an AUTOSAR execution model represented by a directed graph $G_e = \{V_e, E_e\}$ in which $V_e$ is the set of vertices representing runnables and $E_e$ is the set of edges related to links between them. The second one is an undirected graph $G_h = \{V_h, E_h\}$ that expresses hardware architecture. Nodes represent hardware resources and edges represent communication links between them. The hardware resources are ECUs and communication buses.

The used notation is the following. Set $E = \{e_1, e_2, ..., e_n\}$ represents a set of ECUs. ECU $e_i$ can be connected to more than one communication bus. The buses set is $B = \{b_1, b_2, ..., b_m\}$. $E(b_i)$ returns the set of ECUs communicating through the bus $b_i$.

$R = \{r_1, r_2, ..., r_n\}$ is the set of runnable entities. In this work we restrict to periodic runnables, i.e. runnables that are activated in response to periodic timer events. Period of a runnable $r_i$ is denoted as $P_{r_i}$. Runnable entity may also be assigned a local deadline $d_{r_i}$. Worst case execution time of a runnable is characterized by a vector of WCETs, due to the heterogeneity of the hardware nodes $C_{gi} = (C_{g_{1i}}, C_{g_{2i}}, ..., C_{g_{ni}})$. Please note that later in the paper we omit the second index specifying the ECU, just for the simplicity of the notation. Runnables define the behaviour of an atomic software component \textit{swc}_i to which they belong. $SC(r_i)$ denotes the software component of runnable $r_i$. Each runnable also has a set of communication ports $PS_{r_i}$ from which we differentiate a set of input ports $P_{r_i}^{in} = \{p_{r_i,1}^{in}, p_{r_i,2}^{in}, ..., p_{r_i,n}^{in}\}$ and a set of output ports $P_{r_i}^{out} = \{p_{r_i,1}^{out}, p_{r_i,2}^{out}, ..., p_{r_i,n}^{out}\}$. Runnables communicate by sharing data signals which they access through their ports. The $S = \{s_1, s_2, ..., s_n\}$ represents a set of all the exchanged data signals. A data signal $s_i$ has its size $DS(s_i)$. It can be communicated either through a shared resource or via a message passing. The identification of shared resources uniquely depends on the runnables
allocation and partitioning. For each identified data signal communicated between runnables of different tasks but of the same ECU we define a shared resource. Data signals communicated between runnables of the same task don’t require defining a shared resource. Also, for the inter-ECU communication no shared resource is required as in this case data signal is communicated by the BUS message. The set of shared resources is denoted by \( \Omega = \{ \sigma_1, \sigma_2, ..., \sigma_n \} \). The \( \sigma_i \) can be accessed by a set of writer runnables defined as \( r^w(\sigma_i) \) and reader runnables \( r^r(\sigma_i) \). We are considering one-to-many communication hence \( r^w(\sigma_i) \) will contain only one writer. The data signal of a shared resource \( \sigma_i \) is designated with \( \zeta(\sigma_i) \), the inverse function \( \zeta'(\sigma_i) \) gives the shared resource corresponding to the signal \( s_i \). We also specify the set of all the shared resources accessed by the input/output ports of a runnable \( r_j \) as \( \Omega_{r_j} \). We are considering the WCET of a runnable entity \( r_j \) on the critical section used for accessing the shared resources. The access is through the input/output port \( (p_{j,i}^m, p_{j,i}^{out}) \) and hence it is specified in the following way \( \omega_{p_{j,i}^m, p_{j,i}^{out}} \).

Our model considers also end-to-end chains that we call paths \( \xi = \{ \tau_1, \tau_2, ..., \tau_n \} \). Each path is defined as an ordered interleaving sequence of runnables and signals defined as \( \Gamma_i = [s_{a_1}\sigma_{o_1}s_{o_2}\sigma_{o_2}...s_{o_k}\sigma_{o_k} r_{o_k}], src(\Gamma_i) = r_{a_1} \) is the path’s source and \( \text{sink}(\Gamma_i) = r_{o_k} \) is the sink. Multiple paths may exist between the same pair of source-sink. Each path \( \Gamma_i \) has its response time \( R_{\Gamma_i} \) and deadline \( D_{\Gamma_i} \).

The code of a runnable entity executes in a context of an OS task \( \tau_i \). \( T = \{ \tau_1, \tau_2, ..., \tau_n \} \) is a set of all the OS tasks mapped on the hardware nodes - ECUs. A task on which task \( \tau_i \) is allocated is defined as \( e(\tau_i) \) and similarly for the runnable \( r_i, e(r_i) \). We also introduce \( e(\sigma_i) \) to represent the ECU on which shared resource \( \sigma_i \) is specified. The \( r(\tau_i) \) denotes task in which \( r_i \) is partitioned. As multiple runnables can be partitioned in one task we specify the order by introducing the index of a runnable inside a task \( j = \text{id}(x_r) \). Hence \( r_{j,i} \) means that runnable \( r_j \) is at the \( j \)th position in a task. Priority of a runnable \( p_{r_{j,i}} \) equals to the priority of \( \tau(\tau_i) \) which is defined as \( p_{\tau} \). The WCET of a task equals to the sum of WCETs of all the runnables partitioned within this task, i.e. \( C_{\tau} = \sum_{\tau(r_j) = \tau(\tau_i)} C_{r_j} \).

As mentioned before, a data signal exchanged between runnables of different ECUs is conveyed by the message \( m_k \). The \( m_k \) returns the message that transmits the signal \( s_i \). Signal, when transmitted on the bus has its worst case transmission time (WCTT) which similarly to the WCET of a runnable is a vector \( C_{s_i} = (C_{s_i,b_1}, C_{s_i,b_2}, ..., C_{s_i,b_n}) \). Also here for the sake of simplicity, the second index indicating the bus is omitted when relating to the signal WCTT. The WCTT of a message \( m_k \) is a sum of WCTT of all the signals partitioned in this message, i.e. \( C_{m_i} = \sum_{s_i(m_i) = m_i} C_{s_i} \).

also specify the period of a signal \( s_i \) as \( P_{s_i} \) which is equal to the period of a writer runnable.

### 3.2. Memory

The manner in which allocation and partitioning of runnables is done has an impact on the used memory. First, as it is specified in the AUTOSAR metamodel [14], runnable entity \( r_i \) has a stack memory usage that differs, depending on the ECU on which it is deployed. This is specified with the vector \( \vec{M}_{r_i} = (M_{r_i,e_1}, M_{r_i,e_2}, ..., M_{r_i,e_n}) \). The next factor affecting the used memory is the protection mechanism specified to protect the shared resources. Protection mechanism has to be specified for each signal communicated between runnables of different tasks that are deployed on the same ECU. This is due to the asynchronous communication between periodic runnables and hence, mechanism to provide the data consistency is necessary. This work considers two mechanisms:

- **Wait-free access method such as Rate Transition (RT) block [15]** – this mechanism behaves like a Zero-Order Hold block or a Unit Delay block plus a Hold block or Sample and Hold (for slow to fast transitions). Its implementation consists of a switched buffer. This mechanism incurs negligible time overhead but it consumes additional memory.

- **Semaphore Lock (SL)** – in this work we assume immediate priority ceiling semaphores. Priority of a runnable that is accessing a shared resource is raised to the ceiling priority of a resource. The SL, opposite to the RT, imposes no additional memory overhead, however it suffers timing delays in the form of a blocking time.

Function \( y(\sigma_i) \) will return the value representing the protection mechanism used to protect a shared resource \( \sigma_i \). Value SL concerns semaphore lock, whereas RT means Rate Transition block. Overall memory overhead \( M_{e_i} \) for ECU \( e_i \) is computed according to (1).

\[
M_{e_i} = \sum e(r_{j,i}) = e_i M_{r_j} + \sum e(\sigma_k) = e_i M_{\sigma_k} \tag{1}
\]

The \( M_{\sigma_k} \) is a memory overhead caused by the RT and is computed according to [11] (see (2)). For this we define additional notation. We denote the set of readers with higher (lower) priority than the writer \( r^w(\sigma_i) \) as \( r^{HR}(\sigma_i) \) (\( r^{LR}(\sigma_i) \)). Our formula is a simplification of what is included in [11] as in this work we are not considering the preemption thresholds.

\[
M_{\sigma_k} = D(\zeta(\sigma_k)) n_k \tag{2}
\]

\[
n_{\sigma_k} = \begin{cases} \sum_{r \in r^w(\sigma_k), r \notin r^{HR}(\sigma_k)} w_{r} + 2 w_{k} & \text{if } r^w(\sigma_k) \neq \emptyset \\ \sum_{r \in r^w(\sigma_k), r \notin r^{LR}(\sigma_k)} w_{r} + W_{k} & \text{if } r^w(\sigma_k) = \emptyset \end{cases} \tag{3}
\]

\[
w_{\sigma_k} = \begin{cases} 1 & \text{if } y(\sigma_i) = RT \\ 0 & \text{if } y(\sigma_i) = SL \end{cases} \tag{4}
\]
3.3. Timing Analysis

Timing analysis concerns computation of the response times for runnables and global signals and also computation of end-to-end responses. This analysis is based on the work presented in [8] and adapted to consider runnable entities. Adaptation is due to the fact that the entities considered in the analysis of [8] focus on OS tasks and doesn’t consider functional architecture as in our case.

3.3.1. Schedulability of Runnable Entities

Worst case response time of runnable \( r_i \), for which \( \text{idx}(r_i) = j \), is represented with \( R_{r_{ij}} \) and computed according to (5). The \( C_{r_{ij}} \) is the worst case computation time of the task until the \( j \)-th runnable partitioned in this task. The \( B_{r_{ij}} \) is a blocking time of a task \( r_i \). Blocking time depends on the shared resources accessed by the task and the way in which the shared resources are protected from multiple accesses. If the shared resource is protected with a semaphore lock, it causes a blocking time. The semaphore lock in our case is realized through the Priority Ceiling Protocol (PCP) [16]. The same blocking time applies to all the runnables that are partitioned in the same task and therefore it is computed for a task. To compute the blocking time with the PCP few additional things have to be clarified. First, the shared resources of a task \( r_i \) are specified with the set \( \Omega_{r_i} = \bigcup_{r_j} \Omega_{r_j} \). This means that the task inherits the access to the shared resources from the runnables partitioned in this task. In addition the WCET of a task \( r_i \) is represented with \( \tau_i(\omega_{in}) = \max_{r_j}(\omega_{in})/\tau_i(\omega_{out}) = \max_{r_j}(\omega_{out})/\tau_i(\omega_{out}) \). Function \( hp(r_i) \) returns all the runnable entities allocated on the same ECU as \( r_i \), with the priority higher than \( r_i \).

\[
R_{r_{ij}} = B_{\tau(r_i) + C_{r_{ij}} + \sum_{r_k \in hp(r_i)} \frac{R_{r_{kj}}}{P_{r_k}} C_{r_k}} \quad (5)
\]

\[
C_{r_{ij}} = \sum_{r_k = \tau_i \land \Omega_{r_k} \subseteq \Omega_{r_j}} C_{r_k} \quad (6)
\]

3.3.2. Schedulability of Signals

Worst case response time for a signal is computed in case when \( s_i \) represents inter-ECU communication. We are considering an event triggered bus, such as the CAN bus. Similarly to (5) the computation of \( R_{s_i} \) accounts for a blocking time \( B_{s_i} \). This blocking time characterizes entire bus \( b_i \). It is caused due to the non-preemptive scheduler of a bus, such as the CAN. This blocking time \( B_{s_i} \) applies to all the signals of a bus \( b_i \), except those partitioned in a message with the lowest priority. Function \( hp(m_i) \) returns all the messages of the same bus as \( m_i \) with a priority higher.

\[
R_{s_i} = B_{b_i} + C_{m(s_i)} + \sum_{m_k \in hp(m(s_i))} \frac{R_{s_k}}{P_{s_k}} C_{m_k} \quad (7)
\]

3.3.3. End-to-end Responses Computation

The worst case end-to-end latency \( R_{\Gamma} \) is computed for each path \( \Gamma \) by adding the worst case response times of all the runnables and global signals (i.e. signals representing intra-ECU communication), as well as the periods of all the global signals and their reader runnables on the path (see (8)). Set \( \Phi \) represents all the global signals. The \( \text{read}_{s_k}, \gamma \) is the reader runnable of \( s_k \) on the specific path \( \Gamma \).

\[
R_{\Gamma} = \sum_{r_j \in \Gamma} R_{r_j} + \sum_{s_k \in \Gamma \cup \Phi} R_{s_k} + P_{s_k} + P_{\text{read}_{s_k}, \gamma_i} \quad (8)
\]

3.4. Problem Formulation

The main objective of this work is an automated support for the synthesis problem, i.e., integration of functional architecture (represented by the communicating, periodic runnable entities and exchanged data signals) with the execution platform, i.e. ECUs/BUSes and OS tasks/messages. This means that for each runnable/data signal, its hosting ECU/BUS has to be assigned (allocation), then runnables/data signals allocated to the same ECU/BUS have to be partitioned in tasks/messages, for which the priorities need to be defined. Also the order of runnables inside the task needs to be established as it has a significant impact on the runables local responses and in consequence end-to-end responses as well. Additionally, to protect the shared resources the protection mechanism needs to be specified (either RT or SL). This process should also respect multiple constraints (due to lack of space formal constraints are given in the Appendix). Finally and most importantly, the synthesis process is driven by predefined optimization criteria. We are defining four optimization metrics and for each, its importance can be specified by assigning a weight. Therefore our final fitness function \( F(\Psi_i) \) where \( \Psi_i \) represents a final configuration, i.e. deployed architecture, is a weighted sum of four functions: \( F(\Psi_i) = w_{f_{e_xc}(\Psi_i)} + w_{f_{e_xc}(\Psi_i)} + w_{f_{e_xc}(\Psi_i)} + w_{f_{e_xc}(\Psi_i)} \) explained below.

1) End-to-end Responses Optimization

Optimization of end-to-end responses (9) aims at minimizing the response times of paths, relatively to their deadlines. Their optimization improves the system performance.

\[
f_{e_xc}(\Psi_i) = 1 - \sum_{j \in \Gamma} \frac{R_{r_j}}{D_{r_j}} \quad (9)
\]

2) Memory Optimization

Optimization of memory aims at minimizing the additional memory overhead that can be caused by using the Rate Transition blocks and inappropriate balancing when placing runnables on the ECUs. The last is due to the heterogeneous nature of the ECUs.

\[
f_{m}(\Psi_i) = |E| - \sum_{j \in \Psi_i} M_{s_j} \quad (10)
\]
The $M^{max}_{e_i}$ represents the worst case possible memory overhead caused for $e_i$; $M^{max}_{e_i} = \sum_{r_j} M_{r_j,e_i} + \sum_{s_k} M_{s_k}$. Its computation assumes that each runnable is partitioned in one task, writer has always higher priority than all its readers and all shared resources are protected with RT.

3) Bus Throughput

This objective concerns the increase of the buses throughput. For this (11) is used. Optimization of throughput is a common approach to provide higher extensibility of a bus.

$$f_{th}(\Psi_i) = 1 - \frac{\sum_{s\in S} Q(s)}{\sum_{s\in S} P(s)}$$

(11)

4) Runnables Local Deadlines

The runnables local deadlines optimization aims at minimizing the response times of runnables, relatively to their local deadlines (if any). Local deadlines might result from the refinement of the end-to-end timing constraints.

$$f_{td}(\Psi_i) = 1 - \sum_{r_j \in D_{r_j}}$$

(12)

4. Optimization Technique

This section describes the Genetic Algorithm used to solve the synthesis problem. Please note that our contribution includes also the MILP formulation to solve it but due to the lack of space, it has been moved into the Appendix. The MILP assures provision of an optimal solution if the solver terminates with no error. This property makes it a good comparator for such heuristic approach as the GA. The shortcoming of the MILP is the difficulty in handling larger use-cases. This was the main rationale behind using the GA. The MILP from Appendix formalizes also the constraints that have to be respected during the synthesis. The last are preserved by our implementation of the GA.

4.1. Genetic Algorithm

Genetic Algorithm is an optimization technique patterned after natural selection in biological evolution. Each possible solution i.e. $\Psi_i$ is encoded using a string of bits that we call a chromosome. One or few bits encode a solution for a specific parameter, in our case runnable entity or data signal. Group of bits corresponding to one parameter is called a gene. Later in this paragraph we specify our encoding, generation of initial population and how it is evolved in the consecutive iterations until the stop criteria is met. We also describe correction mechanism that keeps our population consistent in regard to the constraints.

4.1.1. Encoding

Each chromosome $ch_i$ represents a specific deployment configuration. Gene $g_i$ relates either to runnable entity or a data signal. For the first, gene $g_i = ch_i(r_k)$ stores the value $V(g_i)$ representing runnable’s allocation and partitioning. For a data signal, value stored depends whether it is a global data signal or a data signal that is communicated locally. Value for a global data signal will hold information about the BUS and the message in which it is partitioned. If this is a local data signal $s_i$, value depends on whether $s_i$ is communicated through the shared resource or no. For the first case, value represents one of the two mechanisms, either SL (value = 1) or RT (value = 2). For the second, value equals 0.

The gene value $V_r(g_i)$ for the runnable $r_j$, this is one number but stores information about the ECU number on which runnable $r_j$ is allocated, the task number in which it is partitioned, and the position (order) inside the task. The $V_r(g_i)$ for runnable $r_j$ for which selected ECU is $e_k$, task $t_j$ and position $p$ is computed in a specific way, according to (13). The $\max_{ECU}$ is the maximal number of runnables that can be allocated on one ECU and $\max_{Task}$ is the maximal number of runnables that can be partitioned in one task. These values are automatically initialized before running the GA. The $\max_{ECU}$ is computed as a maximal number of runnables that can be hosted by one ECU without violation of utilization (for this WCETs and periods of runnables are used). The $\max_{Task}$ is computed based on the maximal number of runnables with harmonic periods.

The gene value for a data signal, if transmitted on the bus, is computed in a similar way (see (14)). Figure 2 presents an example of a chromosome for a specific deployment configuration.

$$V_r(g_i) = (k - 1) \cdot \max_{ECU} \cdot \max_{Task} + (l - 1) \cdot \max_{Task} + (p - 1)$$

(13)

$$V_r(g_i) = (k - 1) \cdot \max_{BUS} \cdot \max_{MSG} + (l - 1) \cdot \max_{MSG} + (p - 1)$$

(14)

Figure 2 Example of a chromosome for specific configuration

4.1.2. Initial Population

The initial population is generated randomly but to generate correct chromosomes, possible range of values for each gene depends on values already assigned to others. Correct means chromosome representing deployment configuration that respects the constraints formalized in the Appendix.
4.1.3. Evolution

The evolution of a population is through the selection of chromosomes with good fitness and applying crossover and mutation mechanism on them. The fitness is computed as presented in Section 4. For the selection we are using tournament selector [17] with a tournament size equal to 5. The crossover operator this is OX3 [18]. It creates two child chromosomes from the two parents. The OX3 choses two random positions in parent chromosomes. Then the values between them are copied from the first/second parent to the second/first child. The rest is copied from the first/second parent to the first/second child. The mutation operator choses a random gene in a chromosome and changes its value to the new random value. The last is selected from the values that don’t violate the constraints. In addition it is possible to select the probability for applying the mutation operation. Mutation is done for the child chromosomes resulting from the crossover operation.

4.1.4. Correction Mechanism

When generating initial population or applying the mutation operator, the correctness of a new chromosome is preserved. This doesn’t hold for the chromosomes resulting from the crossover operation. Therefore on each child chromosome the correction mechanism is called. This is to fix the genes which represent the values violating the constraints.

5. Experiments

There are two goals of the conducted experiments. The first one is to show the quality of results obtained with the GA (with respect to optimal solutions given by MILP) and the runtimes. Next, we compare our technique with the existing approaches that do not consider partitioning. The last has a high influence when optimizing the timing responses and the memory overhead.

5.1. GA vs MILP

In order to assess the quality of results obtained with the GA we compared it to the MILP. MILP assures optimality of the result in case if the solver finishes with no error. Unfortunately for the larger use-cases, solver that we used – CPLEX [19], although run on a powerful machine, is not able to provide an optimal result. It either finishes computation with an error message not providing any result or it stops with an out of memory message. In the second case, it returns a result, however it is not sure whether it is optimal. Therefore we have set use-cases for which we can infer optimal configurations (solutions). This has been done by first applying the weight 1 for the function responsible for optimizing end-to-end responses and fixing a simple use-case shown in Figure 3¹. For this case, with the only optimization of response time, it is easy to see that the set of optimal configurations contains any possible partitioning, and for each shared resource (if any) the protection mechanism is RT. The left configuration presented in Figure 4 is an example of an optimal solution for the simple use-case.

Figure 3 Non-replicated Use-Case

Once the simple use-case has been fixed, other use-cases were found by replicating the simple use-case. When replicating the simple use-case, each path, runnable, ECU and BUS is replicated. Hence when replicating by 11 we obtained a use-case with 55 runnables, 11 ECUs and 11 BUS-es. Also, we connected each ECU to the original BUS and all the replicas. Let us remark that for replicated use-cases, the set of optimal configurations is characterized by having each ECU containing only one path (no inter-ECU communication).

Figure 5 shows the runtime for MILP and GA. Indexes on the horizontal axe express the factor for the replication. As can be seen, MILP on average gives the results in shorter time. However the Figure 6 shows that when architecture has been multiplied 6, 9, 10 and 11 times, the solver didn’t return any solution. This was due to the returned error. For the factor 5, 7 and 8, CPLEX finished execution with “out of memory exception”. Nevertheless for the factor 5, returned result is optimal, which is not the case for 7 and 8. The GA for all the replication factors was able to return the optimal solution. We run similar tests but with weights 0.5 for the end-to-end responses and 0.5 for the memory optimization. Set of the optimal solutions for the non-replicated use-case contains only one configuration in which all the runnables are partitioned in one task. For replicated use-cases, each ECU must contain only one path.

¹ For sake of simplicity, we omitted from the image the presentation of software components. In this case we assume one software component per runnable entity.
In this case, on average, MILP provides the results in a shorter time (see Figure 7). However, already for replication factor 5 (see Figure 8) the returned result was not optimal and starting from 9, CPLEX didn’t provide any result. The degradation of the results given by the GA, started from factor 9. In general, the reason for this is that when using equal weights for latency and memory optimization functions, the set of optimal configurations is smaller than if optimizing only end-to-end latencies. This is due to the fact that optimal solutions only have runnables of the same path partitioned in the same task. The configuration on the right side of the Figure 4 represents the only optimal configuration for the non-replicated use-case.

5.2. Evaluation against approaches with none or partial Partitioning

In this set of tests we are interested in showing the added value of considering the partitioning. Therefore we will compare the results obtained with the GA with those that doesn’t consider the partitioning (which is the case for [8]) or approaches that consider only partial partitioning, i.e. only runnables of the same period can be merged together (the case for [10]). The last two were implemented in MILP therefore for them the obtained results are optimal in case when solver returned the result without error. The tests were run on a set of random input architectures.

Figure 9 and 10 show that consideration of the partitioning has an impact on optimization metrics. For the fitness 1.0 for end-to-end responses (Figure 9) the GA obtained results 34.87% better than those with no partitioning and 16.48% from those with partial partitioning. Considering Figure 10, results of the GA were 8% better than those obtained with approach neglecting partitioning, and 7% better from those which limit partitioning to the same periods. Only in case of the use case with 28 runnables no gain has been achieved (for both fitness functions) but this is most probably due to the fact that GA was not able to find the best solution. Let us note that for 35 runnables, CPLEX didn’t return any result.
6. Conclusions and Future Work

We presented a method for optimized synthesis of AUTOSAR compliant architectures. We proposed two techniques, MILP and GA. The main contribution of this work lies in a holistic approach that considers allocation, partitioning, scheduling and ordering together. As shown in the experimental part, employment of partitioning that is neglected in the current works, improves the optimization metrics. In addition we have evaluated our heuristic, i.e. GA against MILP (i.e. exact approach) in terms of runtimes and the quality of results. As a future work we envisage to further scale our technique by provision of the parallelism in the implementation of the GA. This is to profit from more powerful machines and provide better results in a shorter time.

7. References


APPENDIX

A. MILP Formulation

In the MILP formulation, the problem is represented with parameters, decision variables, and constraints over the parameters and decision variables. Moreover, an objective function is defined to characterize the optimal solution.

As we have a large number of parameters, decision variables and constraints, they are directly discussed along with the specific aspects of the problem, in the following sections.

**Runnables allocation:** Runnables allocation is implicit through the allocation of components. Constraint (15) specifies that each software component is allocated on exactly one ECU. The \( \varepsilon(\text{swc}_i) \) is the set of \( \text{swc}_i \) candidate ECUs. The \( a_{\text{swc}_i, e_j} \) is a binary variable that is 1 if the component \( \text{swc}_i \) is allocated on ECU \( e_j \).

\[
\sum_{e_j \in \varepsilon(\text{swc}_i)} a_{\text{swc}_i, e_j} = 1 \quad (15)
\]

Constraint (16) defines the binary variables \( x_{\text{swc}_i, e_j, e_k} \) based on \( a_{\text{swc}_i, e_j} \) and \( a_{\text{swc}_j, e_k} \). \( x_{\text{swc}_i, e_j, e_k} \) is set to 1 if \( \text{swc}_i \) and \( \text{swc}_j \) are allocated on the same ECU \( e_k \), otherwise, \( x_{\text{swc}_i, \text{swc}_j, e_k} \) is 0.

\[
0 \leq a_{\text{swc}_i, e_k} + a_{\text{swc}_j, e_k} - 2x_{\text{swc}_i, \text{swc}_j, e_k} \leq 1 \quad (16)
\]

**Signals allocation:** It is based on the allocation of runnables. Signal is either allocated on none or one bus. In constraint (17), the binary variable \( g_{s_i} \) indicates if the signal \( s_i \) is allocated on a bus \( (g_{s_i} = 1) \) or not \( (g_{s_i} = 0) \). The binary variable \( a_{s_i, b_k} \) indicates if the signal \( s_i \) is allocated on the bus \( b_k \). Constraint (17) guarantees that if a signal represents inter-ECU communication, it is allocated on exactly one bus.

\[
\sum_{b_k \in B} a_{s_i, b_k} = g_{s_i} \quad (17)
\]

Constraint (18) assures that a signal \( s_i \) is allocated on a bus iff the components of its writer runnables and its reader runnables are allocated on different ECUs.

\[
\forall r_i \in r^w(\{s_i\}), r_j \in r^r(\{s_i\}) : 1 - \sum_{e_k \in E} x_{s_i, e_k} x_{s_j, e_k} = g_{s_j} \quad (18)
\]

Constraint (19) expresses the condition that the signal \( s_i \) is allocated on the bus \( b_k \) iff its readers and writers are on the ECUs communicating via \( b_k \).

\[
\forall r_i \in r^w(\{s_i\}), r_j \in r^r(\{s_i\}) : 0 \leq \sum_{e_k \in E} a_{s_i, e_k} + \sum_{e_j \in E} a_{s_j, e_j} + g_{s_j} - 3 a_{s_i, b_k} \leq 2 \quad (19)
\]

**Priority assignment:** Constraints on priority assignment are specified in the same way for runnables and signals. Due to the lack of space, we give only the constraints for runnables. Constraint (20) defines the binary variable \( \rho_{r_i, r_j} \) that expresses the priority order between runnables. \( \rho_{r_i, r_j} = 1 \) means that \( r_i \) has higher priority than \( r_j \). If \( \rho_{r_i, r_j} = 0 \) and \( \rho_{r_j, r_i} = 0 \) then \( r_i \) and \( r_j \) have the same priority order.

\[
\rho_{r_i, r_j} + \rho_{r_j, r_i} \leq 1 \quad (20)
\]

Constraints (21), (22), (23), (24) and (25) ensure the observance of the symmetric, transitive and inversion properties of the priority order relation.

\[
\begin{align*}
\rho_{r_i, r_j} + \rho_{r_j, r_k} & - 1 \leq \rho_{r_i, r_k} \quad (21) \\
\rho_{r_i, r_j} - \rho_{r_j, r_k} - \rho_{r_k, r_j} & \leq \rho_{r_i, r_k} \quad (22) \\
\rho_{r_j, r_k} - \rho_{r_i, r_j} + \rho_{r_i, r_k} & \leq \rho_{r_i, r_k} \quad (23) \\
\rho_{r_i, r_j} + \rho_{r_j, r_i} + \rho_{r_k, r_j} & \geq \rho_{r_i, r_k} \quad (24) \\
\rho_{r_i, r_j} + \rho_{r_j, r_i} + \rho_{r_k, r_j} & + \rho_{r_k, r_i} \geq \rho_{r_k, r_j} \quad (25)
\end{align*}
\]

Runnables with non-harmonic periods are not allowed to have the same priority order. This is represented by the constraint (26). If \( \left( P_{r_i} \geq P_{r_j} \right) \) and \( \left( P_{r_i} \mod P_{r_j} \neq 0 \right) \):

\[
1 = \rho_{r_i, r_j} + \rho_{r_j, r_i} \quad (26)
\]

**Runnables sequence order:** A total order is defined for runnables to express the execution sequence order for runnables with the same priority. Constraint (27) defines the binary variable \( \text{Sor}_{r_j, r_i} \) that represents the sequence order between \( r_j \) and \( r_i \). The sequence order is total, i.e. either \( r_j \) is executed before \( r_j \) \( \left( \text{Sor}_{r_i, r_j} = 1 \right) \) or \( r_j \) before \( r_i \) \( \left( \text{Sor}_{r_j, r_i} = 1 \right) \).

\[
\text{Sor}_{r_i, r_j} + \text{Sor}_{r_j, r_i} = 1 \quad (27)
\]

Constraint (28) guarantees the antisymmetric and transitive properties of the sequence order relation.

\[
\text{Sor}_{r_j, r_k} - 1 \leq \text{Sor}_{r_j, r_k} \quad (28)
\]

**Dependency constraints:** Dependencies between runnables allow to set some sequence and priority orders i.e. when the execution of \( r_j \) depends on the execution of \( r_i \), i.e. \( (r_i \rightarrow r_j) \), it doesn’t make sense to give higher priority or sequence to \( r_i \) \( \left( 29 \right) \).

\[
\text{if } (r_i \rightarrow r_j) \text{ then } \rho_{r_j, r_i} = 0 \text{ and } \text{Sor}_{r_j, r_i} = 0 \quad (29)
\]

To express next constraints we are defining the following set of binary variables: \( \text{SnD}_{r_i, r_j, e_k} = 1 \) indicates that \( r_j \) and \( r_i \) are allocated on the same ECU \( e_k \) and \( r_i \) has higher priority than \( r_j \) \( \left( 30 \right) \).

\[
0 \leq \rho_{r_j, r_i} + x_{s_{r_i, r_j}, s_{r_j, r_i}, e_k} - 2 \text{SnD}_{r_i, r_j, e_k} \leq 1 \quad (30)
\]

\( \text{SnD}_{r_i, r_j, e_k} = 1 \) determines that \( r_i \) and \( r_j \) are allocated on the same ECU \( e_k \) but they have different priority order \( \left( 31 \right) \).

\[
\text{SnD}_{r_i, r_j, e_k} = \text{SnD}_{r_j, r_i, e_k} = \text{SnD}_{r_j, r_i, e_k} \quad (31)
\]

\( \text{SnS}_{r_i, r_j, e_k} = 1 \) indicates that \( r_i \) and \( r_j \) have the same priority and they reside on the same ECU \( e_k \) \( \left( 32 \right) \).

\[
\text{SnS}_{r_i, r_j, e_k} \text{ and } \text{SnD}_{r_i, r_j, e_k} = x_{s_{r_i, r_j}, s_{r_j, r_i}, e_k} \quad (32)
\]

**Protection mechanism:** Communication variables in inter-tasks communication within an ECU are either protected by RT blocks or semaphore locks. Constraints
(33) and (34) determine the binary variable $Y_{ai}$ that says if the shared resource $\sigma_i$ should be protected ($Y_{ai} = 1$) or not ($Y_{ai} = 0$). When all writer and reader runnables of a shared resource are on the same ECU and task (i.e. they have the same priority), the protection of the shared resource is not needed (33). Within the same ECU, if there is at least one reader runnable with different priority as one of the writer runnables, the shared resource needs to be protected (34).

$$Y_{ai} \leq \sum_{r_j \in r^{w}(\o_i)} \sum_{r_j \in r^{r}(\o_i)} \sum_{e_k \in E} SpD_{pr_{j},r_{j},e_k} \tag{33}$$

$$\forall r_i \in r^{w}(\o_i), r_j \in r^{r}(\o_i) : Y_{ai} \geq \sum_{e_k \in E} SpD_{pr_{j},r_{j},e_k} \tag{34}$$

To specify the mechanism of protection, we define two binary variables $mem_{ai}$ and $lock_{ai}$. $mem_{ai} = 1$ indicates that $\sigma_i$ is protected using RT blocks and $lock_{ai} = 1$ that the protection mechanism for $\sigma_i$ is the semaphore lock. Constraint (35) gives the relationship between variables $Y_{ai}$, $mem_{ai}$ and $lock_{ai}$.

$$Y_{ai} = mem_{ai} + lock_{ai} \tag{35}$$

**Memory utilization**: The additional memory cost in the MILP is defined using some variables. We define the binary variable $V_{ai}$ based on the priorities of writer and readers runnables. The $V_{ai} = 0$ means that for the shared resource $\sigma_i$ there are no reader runnables with higher priority than the writer, the value of $V_{ai}$ in this case is fixed by constraint (36). If there is at least one reader runnable with higher priority than the writer runnable then the value of $V_{ai}$ is set to 1 in (37).

$$\forall r_i \in r^{w}(\o_i), r_j \in r^{r}(\o_i) : V_{ai} \leq \sum_{r_j \in r^{r}(\o_i)} \sum_{e_k \in E} SnH_{pr_{j},r_{j},e_k} \tag{36}$$

$$\forall r_i \in r^{w}(\o_i), r_j \in r^{r}(\o_i) : \sum_{e_k \in E} SnH_{pr_{j},r_{j},e_k} \leq V_{ai} \tag{37}$$

The memory needed for each shared resource is computed as in constraint (38), where $Z_{r_{j},r_{j},e_k}$ is a binary variable equal to $SnH_{pr_{j},r_{j},e_k} \cdot mem_{ai}$. $Z_{o_i}$ is another binary variable set to 1 if both $V_{ai}$ and $mem_{ai}$ are equal to 1, otherwise, it is equal to 0. $Z_{r_{j},r_{j},e_k}$ and $Z_{o_i}$ are defined in the same way as the variable $SnH_{pr_{j},r_{j},e_k}$ in constraint (30).

$$\forall r_i \in r^{w}(\o_i) : memSize_{ai} = \sum_{r_j \in r^{r}(\o_i)} \sum_{e_k \in E} Z_{r_{j},r_{j},e_k} + mem_{ai} + Z_{o_i} \tag{38}$$

**Semaphore lock**: Memory consumption can be avoided by using semaphore locks. However, this will result in a blocking time for runnables (according to PCP) equal to the largest critical section of lower priority runnables sharing resources with higher or equal priority ceiling. Constraint (39) expresses the blocking time of $r_i$ based on the binary variable $cond_{r_{j},r_{j},ai}$, which represents the necessary condition to consider $r_j$ during the computation of $B_{ai}$. The definition of this condition is given in constraint (40). It consists in the combination of three sub conditions: i) $r_j$ is lower priority than $r_i$, ii) $\sigma_i$ is a shared variable protected by a lock and iii) the priority ceiling of $\sigma_i$ is higher or equal to the priority of $r_i$. The third condition is expressed by the binary variable $PC_{ri,ai}$.

$$B_{ai} \geq \sum_{r_j \in r_{j},r_{j},ai} \cdot \omega_{p_{r_{j},r_{j}}} \tag{39}$$

$$0 \leq PC_{ri,ai} + lock_{ai} + \sum_{e_k \in E} SnH_{pr_{j},r_{j},e_k} + - \cdot cond_{r_{j},r_{j},ai} \leq 2 \tag{40}$$

As priority of runnables sharing directly a resource is always lower or equal to the priority ceiling of this resource, $\forall r_j \in (r^{w}(\o_i) \cup r^{r}(\o_i)) : PC_{ri,ai} = lock_{ai}$.

For runnables $r_j$ that do not share the resource $\sigma_i$, the value of $PC_{ri,ai}$ depends on the priority of all runnables $r_j$ sharing $\sigma_i$ i.e. if there is at least one runnable $r_j$ sharing $\sigma_i$ with higher or equal priority than $r_j$, $PC_{ri,ai} = 1$ (41) otherwise if all runnables $r_j$ sharing $\sigma_i$ have lower priority than $r_j$ then $PC_{ri,ai} = 0$ (42).

$$\forall r_j \in (r^{w}(\o_i) \cup r^{r}(\o_i)) \text{ and } \forall r_j \in (r^{w}(\o_i) \cup r^{r}(\o_i)) : PC_{ri,ai} \geq \sum_{e_k \in E} SnH_{pr_{j},r_{j},e_k} + \sum_{e_k \in E} SnH_{pr_{r_{j},r_{j},e_k}} \tag{41}$$

$$\forall r_j \in (r^{w}(\o_i) \cup r^{r}(\o_i)) : PC_{ri,ai} \leq \sum_{e_k \in E} SnH_{pr_{j},r_{j},e_k} \tag{42}$$

**Worst-case response time computation**: The computation of runnables WCRT needs the definition of some variables, $SnH_{r_{i},r_{j},e_k}$, $V_{r_{i},r_{j}}$, and $I_{r_{i},r_{j},e_k}$. The binary variable $SnH_{r_{i},r_{j},e_k}$ indicates whether the runnable $r_j$, that is allocated on the same ECU as $r_i$ and has the same priority as $r_i$, has a higher execution order than $r_j$. The definition of the integer variable $V_{r_{i},r_{j}}$, which represents the number of possible interferences of $r_j$ on $r_i$ ($V_{r_{i},r_{j}} = \lfloor \frac{R_{j}}{P_{i}} \rfloor$), is captured by (43).

$$0 \leq V_{r_{i},r_{j}} - \left( \frac{R_{j}}{P_{i}} \right) \leq 1 \tag{43}$$

The integer variable $I_{r_{i},r_{j},e_k}$ is the number of possible interferences of $r_j$ on $r_i$ when $r_j$ is higher priority than $r_i$ ($I_{r_{i},r_{j},e_k} = V_{r_{i},r_{j}} \cdot R_{j},r_{j}$). We use in the same way as previous the Big M method to linearize $I_{r_{i},r_{j},e_k}$. Finally, (44) gives the computation of WCRT.

$$\sum_{e_k \in E} SnH_{r_{i},r_{j},e_k} \cdot C_{r_{j},e_k} + \sum_{e_k \in E} I_{r_{i},r_{j},e_k} \cdot C_{r_{j},e_k} + B_{r_{i}} + \sum_{e_k \in E} a_{swce(r_{j},e_k)} \cdot C_{r_{j},e_k} = R_{r_{i}} \tag{44}$$

The computation of signals WCRT is similar to runnables with the only difference that the blocking time $B_{ai}$ is computed as the largest WCRT of any group of equal priority signals sharing the same bus (45).

$$\forall r_{i},r_{j} \in B_{r_{i}} : \sum_{e_k \in E} SnH_{r_{i},r_{j},e_k} \cdot C_{r_{j},e_k} + \sum_{e_k \in E} SnH_{r_{i},r_{j},e_k} \cdot C_{r_{j},e_k} + SnD_{r_{i},r_{j},e_k} \tag{45}$$