ABSTRACT—ARIA and the Advanced Encryption Standard (AES) are next generation standard block cipher algorithms of Korea and the US, respectively. This letter presents an area-efficient unified hardware architecture of ARIA and AES. Both algorithms have 128-bit substitution permutation network (SPN) structures, and their substitution and permutation layers could be efficiently merged. Therefore, we propose a 128-bit processor architecture with resource sharing, which is capable of processing ARIA and AES. This is the first architecture which supports both algorithms. Furthermore, it requires only 19,056 logic gates and encrypts data at 720 Mbps and 1,047 Mbps for ARIA and AES, respectively.

Keywords—ARIA, AES, hardware architecture, resource sharing.

I. Introduction

The Advanced Encryption Standard (AES) is a block cipher which was adopted as an encryption standard by the US government in November 2001 [1]. In Korea, ARIA was announced as a standard block cipher algorithm in December 2004 [2]. The algorithm structures of ARIA and AES are analogous. Both algorithms are 128-bit block ciphers with substitution permutation network (SPN) structures. Also, ARIA uses two kinds of S-boxes, one of which is the same as the S-box of AES. However, the permutation layer of ARIA uses a 16×16 involutonal binary matrix, whereas AES uses two kinds of 4×4 matrices which involve multiplication over GF(2^8).

In this letter, using resource sharing techniques, we propose an efficient unified hardware architecture incorporating ARIA and AES, and we measure its performance using a 0.25 µm CMOS standard cell library. Our processor is very suitable to implement low-cost and area-constrained cryptographic modules that should support both algorithms. Note also that the Public Key Cryptography Standard (PKCS) #11 has recently begun to support the mechanisms of ARIA as well as those of AES [3].

II. Unified Substitution Layer

The substitution layer of ARIA consists of two kinds of S-boxes, S_1, S_2 and their inverses. The S-box S_1 is composed of multiplicative inversion over GF(2^8) and affine transformation, while S_2 is a combination of x^247 and affine transformation. Both S-boxes are defined over the GF(2^8) with the irreducible polynomial \( m(x) = x^8 + x^4 + x^3 + x + 1 \), which is the same as that of AES. Also, S_1 is identical to the S-box of AES. The term x^247 in S_2 is equivalent to x^8 in GF(2^8) and can be represented as C·x^-1 with an 8×8 binary matrix C. Consequently, the two S-boxes can be rearranged with multiplicative inverse as (1) and (2). Here, A, B, and C are 8×8 binary matrices, and a and b are 8×1 binary vectors:

\[
S_1(x) = A \cdot x^{-1} \oplus a,
S_1^{-1}(x) = (A^{-1} \cdot x \oplus A^{-1} \cdot a)^{-1},
\]

\[
S_2(x) = B \cdot x^{247} \oplus b = B \cdot x^{-8} \oplus b = BC \cdot x^{-1} \oplus b,
S_2^{-1}(x) = ((BC)^{-1} \cdot x \oplus (BC)^{-1} \cdot b)^{-1}.
\]

Therefore, we designed two kinds of shared S-boxes, S_k, S_k^-, which share a multiplicative inverter and merging affine transformations, as depicted in Fig. 1. Here, S_k executes S_1 or S_1^{-1}, and S_k selects executes S_1, S_1^{-1}, S_2, or S_2^{-1}. Also, \( \delta_1 \) and \( \delta_2 \) are isomorphism functions from GF(2^8) to GF((2^8)^2), and \( AF_1 \) and \( AF_2 \) denote the affine transformations of S_1 and S_2, respectively.
and can be written as a 4×4 matrix multiplication [1]. Also, InvMixColumns can be arranged in a format which includes a MixColumns matrix; thus, these two functions can be efficiently implemented with resource sharing [4].

On the other hand, the permutation function of ARIA called a diffusion matrix uses a 16×16 involutional binary matrix [2]. As each row of the matrix has 7 elements of 1, it requires 768 (that is, 6×16×8) 2-input XOR gates to implement the diffusion matrix in a general way.

In order to efficiently design a merged permutation circuit, we examine common 2-input XOR terms among these three matrices. For a 16-byte input (x₀, x₁, ..., x₁₅), we find 1-byte sharing common terms αᵢ and βⱼ as

\[
αᵢ = xᵢ \oplus xᵢ^{q/4 \cdot (i+1 \mod 4)}, \quad i = 0, 1, 2, ..., 15,
\]

\[
βⱼ = x₂j \oplus x₂j^{q/4 \cdot (j+1 \mod 2)}, \quad j = 0, 1, 2, ..., 7.
\]

Then, using common terms αᵢ and βⱼ, each 16-byte output of MixColumns, (u₀, u₁, ..., u₁₅) and of InvMixColumns, (v₀, v₁, ..., v₁₅) can be rearranged as

\[
u_k = 2α_k \oplus α_{k+1}^{q/4 \cdot (k+1 \mod 4)} \oplus x₄k^{q/2 \cdot (k+1 \mod 2)}
\]

\[
v_k = u_k \oplus 12β_k^{q/2 \cdot (k+1 \mod 2)} \oplus 8β_{k+4}^{q/4 \cdot (k+1 \mod 4)}
\]

where k=0, ..., 15.

Also, the 16-byte output (w₀, w₁, ..., w₁₅) of the diffusion matrix of ARIA can be arranged with the common terms as follows:

\[
w₀ = x₀ \oplus β₀ \oplus α₀ \oplus α₁₃,
\]

\[
w₁ = x₁ \oplus β₁ \oplus α₁ \oplus α₁₅,
\]

\[
w₂ = x₂ \oplus β₂ \oplus α₂ \oplus α₂₀ \oplus α₁₁₅,
\]

\[
w₃ = x₄ \oplus β₄ \oplus α₄ \oplus α₄₁ \oplus α₁₄₅,
\]

\[
w₄ = x₅ \oplus β₅ \oplus α₅ \oplus α₅₂ \oplus α₁₂₅,
\]

\[
w₅ = x₆ \oplus β₆ \oplus α₆ \oplus α₆₀ \oplus α₁₅₅,
\]

\[
w₆ = x₇ \oplus β₇ \oplus α₇ \oplus α₇₄ \oplus α₁₅₅,
\]

\[
w₇ = x₈ \oplus β₈ \oplus α₈ \oplus α₈₄ \oplus α₈₁₅,
\]

\[
w₈ = x₉ \oplus β₉ \oplus α₉ \oplus α₉₂ \oplus α₈₄₅,
\]

\[
w₉ = x₁₀ \oplus β₁₀ \oplus α₁₀ \oplus α₁₀₇ \oplus α₈₄₅,
\]

\[
w₁₀ = x₁₁ \oplus β₁₁ \oplus α₁₁ \oplus α₁₁₇ \oplus α₈₄₅,
\]

\[
w₁₁ = x₁₂ \oplus β₁₂ \oplus α₁₂ \oplus α₁₂₇ \oplus α₈₄₅,
\]

\[
w₁₂ = x₁₃ \oplus β₁₃ \oplus α₁₃ \oplus α₁₃₇ \oplus α₈₄₅,
\]

\[
w₁₃ = x₁₄ \oplus β₁₄ \oplus α₁₄ \oplus α₁₄₇ \oplus α₈₄₅.
\]

Because each wₙ contains three common terms, one βⱼ and two different αₖ’s as in (5), we can save 384 (that is, 3×16×8) 2-input XOR gates. Table 2 shows the hardware size and delay time of permutation functions by sharing common terms. When ARIA diffusion is also implemented, there is about a 49% increase in size from AES functions and no degradation in delay, because v₉ makes the critical path.

### Table 2. Performance of 16-byte permutation functions.

<table>
<thead>
<tr>
<th>Permutation functions</th>
<th>no. of XORs</th>
<th>Delay (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MixCol.+InvMixCol.</td>
<td>780</td>
<td>1.64</td>
</tr>
<tr>
<td>MixCol.+InvMixCol.+ARIA Diff.</td>
<td>1,164</td>
<td>1.64</td>
</tr>
</tbody>
</table>
functions and its maximum clock frequency is about 90 MHz.

IV. Architecture of the Processor

The architecture of the ARIA-AES integrated hardware processor is shown in Fig. 3. The proposed processor is comprised of a round function block and a key scheduler block. Around the unified substitution and merged permutation layers, the round function block is composed of registers for 128-bit data storage, Multiplexers for data path selection, and so on. As the key scheduling processes of ARIA and AES are much different, the key scheduling block is just designed to share a 128-bit register for the round key. That is, the register for the \( W_0 \) which is one of the four 128-bit initial keys of ARIA and the register for the round key of AES are shared.

In the AES key scheduling, it is necessary to have four S-boxes performing the \( S_i \) function. We use four separate \( S_i \) S-boxes as shown in Fig. 3; therefore, the round keys of the processor are derived on the fly. As a result, the proposed processor requires 11 clock cycles for AES encryption and 21 cycles for AES decryption. In the case of ARIA, it uses 3 clock cycles for round key initialization, and a total of 16 clock cycles are required to encrypt or decrypt one block.

V. Results and Performance

The proposed processor was implemented with Verilog HDL and was synthesized with a 0.25 \( \text{µm} \) CMOS standard cell library. Our processor has a compact size of 19,056 gate counts, and its maximum clock frequency is about 90 MHz. An analysis of comparison with some existing designs is shown in Table 3. The proposed processor is able to perform the encryption or decryption of ARIA and AES and has a 128-bit unit structure. Nevertheless, it is only 53% larger than the smallest AES processor [4] with 128-bit unit architecture. Also, it is only 23% larger than the compact ARIA processor which we designed for comparison. Therefore, the unified processor is about 32% smaller than separate implementations. The processor in [5] supports both AES and Camellia, and is 22% smaller than our processor. However, it requires more than twice as many clock cycles as our processor because it has a 64-bit unit architecture.

VI. Conclusion

In this letter, we proposed a hardware processor with a compact architecture integrating ARIA and AES. We designed an area efficient S-box for both algorithms by using composite field arithmetic on \( \text{GF}((2^2)^2) \). We also merged the permutation matrices of the two algorithms into one circuit by extracting their common terms. The proposed processor is the first single hardware circuit which supports both the ARIA and AES algorithms. With 0.25 \( \text{µm} \) CMOS technology, our processor occupies 19,056 gate counts, which is 32% smaller than discrete implementations, and shows 720 Mbps and 1,047 Mbps for ARIA and AES, respectively.

References