MINIMUM HARDWARE IMPLEMENTATION OF MULTIPLIERS OF THE LIFTING WAVELET TRANSFORM

Yoshihide Tonomura\textsuperscript{1}, Somchart Chokchaitam\textsuperscript{2} and Masahiro Iwahashi\textsuperscript{1}

\textsuperscript{1}Nagaoka University of Technology, Nagaoka 940-2188 Japan
\textsuperscript{2}Thammasat University, Rangsit, Pathumthani 12121, Thailand

ABSTRACT
The lifting structured wavelet transform (lifting wavelet) attracts researchers’ attention as a key technology to a lossless and lossy unified coding system of digital image data. For VLSI circuit implementation, multiplier coefficients in the transform must be truncated into finite word length binary values. This report investigates how to appropriately assign error tolerance to each coefficient considering its sensitivity to a typical image signal under a given tolerable total hardware cost. As a result, it is confirmed that the total hardware scale of the multipliers is reduced to 51%.

1. INTRODUCTION

The lifting structured wavelet transform (lifting wavelet) attracts researchers’ attention as a key technology to a lossless and lossy unified coding system of digital image data. The next international standard JPEG 2000 adopts this type of wavelet transform called 5/3 filter for “lossless” coding and 9/7 filter for “lossy” coding of images respectively [1, 2].

Multiplier coefficients of the 9/7 filter are initially given as real numbers. They are truncated into finite word length binary values for VLSI circuit implementation. No matter how the coefficients are truncated, almost no error due to finite word length expression is observed in the decoded signal as far as the same truncated coefficient set is shared between encoder and decoder in case of the lifting wavelet.

However, when it is supposed that various types of decoders are used to decode one bit stream, there still remains a problem what is the minimum word length to avoid encoder-decoder mismatching to maintain image quality of decoded signal. In case of DCT, a great deal of efforts has been made on evaluating minimum word length to avoid the mismatching according to H.261 [4]. On the contrary, what seems to be lacking is investigation on the lifting wavelet.

The purpose of this report is to explore a little further into finding minimum hardware implementation of multipliers in the decoder to avoid the encoder-decoder mismatching. Since word length does not always indicate hardware complexity of an LSI, an FPGA evaluation tool [5] is applied to our investigation and “Signed Power of Two (SPT)” [6] structure is taken into account as an implementation style of the multipliers.

2. THE LIFTING WAVELET

2.1. Multiplier Coefficients

The lifting wavelet illustrated in figure 1 contains two tap linear phase FIR filters:

\[
\begin{align*}
H_0(z) &= h_0(z+1) \\
H_1(z) &= h_1(1+z^{-1}) \\
H_2(z) &= h_2(z+1) \\
H_3(z) &= h_3(1+z^{-1})
\end{align*}
\]  

Multiplier coefficient values of the 9/7 filter [1] to be truncated in this report are given by

\[
\begin{align*}
h_0 &= -1.58613\,43420\,59924 \cdots \\
h_1 &= -0.05298\,01185\,72961 \cdots \\
h_2 &= 0.88291\,10755\,30934 \cdots \\
h_3 &= 0.44350\,68520\,43971 \cdots \\
h_4 &= 1.23017\,41049\,14001 \cdots \\
h_5 &= 1.62578\,86132\,23192 \cdots
\end{align*}
\]  

2.2. Transfer Function

Analysis part of the lifting wavelet in the encoder decomposes input signal \(X(z)\) into two band signals \(Y_L(z)\) and \(Y_H(z)\).

\[
\begin{bmatrix}
Y_L(z) \\
Y_H(z)
\end{bmatrix}
= P(z)
\begin{bmatrix}
\downarrow & 2 & \uparrow 0 & \uparrow 0 & \uparrow 2 & \uparrow 1
\end{bmatrix}
\begin{bmatrix}
1
\end{bmatrix}
X(z)
\]  

These signals are synthesized in the synthesis part of the transform in the decoder and the decoded signal \(X'(z)\) is reconstructed.

\[
X'(z) = \begin{bmatrix}
1 & \uparrow T \\
0 & \uparrow 0 & \uparrow 2
\end{bmatrix}
P^{-1}(z)
\begin{bmatrix}
Y_L(z) \\
Y_H(z)
\end{bmatrix}
\]
In the equations above, matrix $P(z)$ is defined by

$$P(z) = K \cdot H_3(z) H_2(z) H_1(z) H_0(z)$$

where

$$h_i = \Delta h_i + h_i$$

is summarized as follows for three stage decomposition for example.

i) Finite expression of $h_i$ at the first stage.

$$E(z) = \Delta h_i \begin{bmatrix} G_L(z^4) \\ G_H(z^4) z^{-4} \\ G_H(z^2) z^{-2} \\ G_H(z) z^{-1} \end{bmatrix}^T \hat{G}_L(z) M_{44} Y_{41}$$

ii) Finite expression of $h_i$ at the second stage.

$$E(z) = \Delta h_i \begin{bmatrix} \hat{G}_L(z^4) \\ \hat{G}_H(z^4) z^{-4} \\ \hat{G}_H(z^2) z^{-2} \\ \hat{G}_H(z) z^{-1} \end{bmatrix}^T G_L(z) M_{44} Y_{41}$$

iii) Finite expression of $h_i$ at the third stage.

$$E(z) = \Delta h_i \begin{bmatrix} \hat{G}_L(z^4) \\ \hat{G}_H(z^4) z^{-4} \\ \hat{G}_H(z^2) z^{-2} \\ \hat{G}_H(z) z^{-1} \end{bmatrix}^T M_{44} Y_{41}$$

where

$$\hat{h}_i = \Delta h_i + h_i$$

is expected to observe the error due to finite word length expression of only one coefficient $h_i$, $i \in \{0, 1, \ldots, 5\}$ in the decoder if and only if all the other coefficients are expressed with almost infinite word length. As a result of our calculations, the error signal $E(z)$ due to finite expression of $h_i$.

3. COEFFICIENT SENSITIVITY

3.1. Error Signal in Decoded Signal

To investigate the encoder-decoder mismatching, similar to H.261 case for DCT [4], input signal $X(z)$ expressed with 8 bit integer value is embedded into forward lifting wavelet transform with almost infinite word length coefficients. Output signal is expressed with real numbers but rounded into integer to produce the signal $Y(z)$. In the decoding side, the backward wavelet transform is applied to the signal $Y(z)$ and its output signal is also rounded into integer to produce the signal $X'(z)$.

Defining the error signal $E(z)$ in the decoded signal $X'(z)$ as

$$E(z) = X'(z) - X(z)$$

The two band splitting is repeated "N" times on the low band signal $Y_L(z)$ until there exists no correlation in the signal. It is called "N" stage decomposition.
signal is an AR(1) model with coefficients at each stage \((12), (13), (14)\) into equation \((19)\). the error signal \(\varepsilon\) and \(E\) equation \((2)\) are truncated into the SPT expression scale of multipliers \([6]\). In this case, coefficient values in reported as one of useful ways for reduction of hardware error due to this rounding operation with variance \(\sigma^2_{Eh_i}\) is given, the number of terms \(B^k\) is calculated by substituting equations \((12), (13), (14)\) into equation \((19)\).

Numerical results are summarized in table 1 for 6 coefficients at each stage \(\times 3\) stages = 18 coefficients. Input signal is an AR(1) model with \(\rho = 0.95\) generated by

\[
X(z) = \frac{W(z)}{1 - \rho z^{-1}}
\]

where \(W(z)\) is a white signal and \(N = 2^{16}\) with max=127 and min=-128. It is observed that the sensitivity of each coefficient is approximately same at different stages. \(h_1\) is the most sensitive and \(h_5\) is the least.

### 4. IMPLEMENTATION OF THE COEFFICIENTS

In this section, we drive multiplier coefficients of the lifting structured wavelet transform to avoid the encoder-decoder mismatching under the minimum circuit scale utilizing the sensitivity table listed in table 1.

#### 4.1. SPT Implementation

The signed power of two (SPT) implementation has been reported as one of useful ways for reduction of hardware scale of multipliers \([6]\). In this case, coefficient values in equation \((2)\) are truncated into the SPT expression

\[
\hat{h}_i = \sum_{k=1}^{T_i} B^{(k)}_i 2^{q^{(k)}}
\]

where \(B^{(k)} \in \{-1, 1\}\), \(T\) and \(q^{(k)}\) denote the number of terms and an arbitrary integer number. When a error tolerance \(h_i\) is given, the number of terms \(T\) is determined by table 2, and then the truncated coefficient value for implementation is finally determined by equation \((21)\) and table 3.

So far, it has been general to set the same \(T\) for each coefficient. However, this report is assigning different \(T\) for each coefficient considering its sensitivity to the error in the decoded signal and colored spectrum of the input signal.

#### 4.2. Error Tolerance Assignment

We calculated the tolerable error for each coefficient as below. Firstly, it is considered that transformed signals are rounded into integers after wavelet transform since they are stored in integer frame memory and entropy coded. The error due to this rounding operation with variance \(\sigma^2_{\hat{h}_i}\) propagates trough backward wavelet transform and observed in the decoded signal with variance \(\sigma^2_{Eh_i}\). Namely,

\[
\sigma^2_{\hat{h}_i} = \sum_k \sigma^2_{Eh_i} W_s |G_s|^2 \quad (22)
\]

\[
\sigma^2_{Eh_i} = \frac{1}{12} \quad (23)
\]

where \(s\) means frequency band of the wavelet and \(W_s\) is a weighting value due to the number of samples at each frequency band. \(|G_s|^2\) denotes square norm of the back ward wavelet transform.

### Table 1. Coefficient sensitivity for AR(1) input signal.

<table>
<thead>
<tr>
<th>stage</th>
<th>(S_{h0})</th>
<th>(S_{h1})</th>
<th>(S_{h2})</th>
<th>(S_{h3})</th>
<th>(S_{h4})</th>
<th>(S_{h5})</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>42.9</td>
<td>304.5</td>
<td>69.9</td>
<td>7.2</td>
<td>25.0</td>
<td>2.5</td>
</tr>
<tr>
<td>2</td>
<td>39.2</td>
<td>284.1</td>
<td>64.1</td>
<td>8.5</td>
<td>24.7</td>
<td>2.9</td>
</tr>
<tr>
<td>3</td>
<td>38.1</td>
<td>264.7</td>
<td>61.1</td>
<td>10.9</td>
<td>24.1</td>
<td>4.0</td>
</tr>
</tbody>
</table>

### Table 2. SPT parameter \(T\) is determined by error tolerance \(\Delta h_i\) for each coefficient.

<table>
<thead>
<tr>
<th>(T)</th>
<th>(\Delta h_0)</th>
<th>(\Delta h_1)</th>
<th>(\Delta h_2)</th>
<th>(\Delta h_3)</th>
<th>(\Delta h_4)</th>
<th>(\Delta h_5)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0.4139</td>
<td>0.0095</td>
<td>0.1171</td>
<td>0.0565</td>
<td>0.2302</td>
<td>0.3742</td>
</tr>
<tr>
<td>2</td>
<td>0.0861</td>
<td>0.0017</td>
<td>0.0079</td>
<td>0.0060</td>
<td>0.0198</td>
<td>0.1258</td>
</tr>
<tr>
<td>3</td>
<td>0.0236</td>
<td>0.0002</td>
<td>0.0001</td>
<td>0.0018</td>
<td>0.0042</td>
<td>0.0008</td>
</tr>
<tr>
<td>4</td>
<td>0.0076</td>
<td>0.0000</td>
<td>0.0000</td>
<td>0.0000</td>
<td>0.0003</td>
<td>0.0002</td>
</tr>
<tr>
<td></td>
<td>:</td>
<td>:</td>
<td>:</td>
<td>:</td>
<td>:</td>
<td>:</td>
</tr>
</tbody>
</table>

### Table 3. Coefficient value \(\hat{h}_i\) for implementation is determined by SPT parameter \(T\).

<table>
<thead>
<tr>
<th>(T)</th>
<th>(\hat{h}_1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>(-2^{-1})</td>
</tr>
<tr>
<td>2</td>
<td>(-2^{-3} - 2^{-1})</td>
</tr>
<tr>
<td>3</td>
<td>(-2^{-2} - 2^{-1} - 2^{-4})</td>
</tr>
<tr>
<td>4</td>
<td>(-2^{-3} - 2^{-1} - 2^{-5} + 2^{-7})</td>
</tr>
<tr>
<td></td>
<td>:</td>
</tr>
<tr>
<td>$h_i$</td>
<td>Proposed</td>
</tr>
<tr>
<td>------</td>
<td>----------</td>
</tr>
<tr>
<td>$h_0$</td>
<td>$-2^{+4} - 2^{-1} - 2^{-5} + 2^{-7}$</td>
</tr>
<tr>
<td>$h_1$</td>
<td>$-2^{-4} - 2^{-12} + 2^{-7} + 2^{-9}$</td>
</tr>
<tr>
<td>$h_2$</td>
<td>$2^{+0} + 2^{-7} - 2^{-3}$</td>
</tr>
<tr>
<td>$h_3$</td>
<td>$-2^{-1} - 2^{-4}$</td>
</tr>
<tr>
<td>$h_4$</td>
<td>$2^{+0} + 2^{-2} - 2^{-6} - 2^{-8}$</td>
</tr>
<tr>
<td>$h_5$</td>
<td>$2^{+0} + 2^{-1} + 2^{-3}$</td>
</tr>
</tbody>
</table>

On the other hand, the error due to the SPT (or finite word length) expression is in the decoded signal with variance $\sigma_E^2$. Namely,

$$\sigma_E^2 = \sum_i (S_{hi} \cdot \Delta h_i)^2$$  \hfill (24)

In this report, we determined the error tolerance $\Delta h_i$ so that the following equation is satisfied.

$$10 \log_{10} \frac{255^2}{\sigma_{E_H}^2 + \sigma_{E_Q}^2} = 10 \log_{10} \frac{255^2}{\sigma_{E_H}^2} - \epsilon$$  \hfill (25)

### 4.3. Results of the Assignment

Table 4 lists up the result of our assignment. Three-stage wavelet decomposition is applied to AR(1) model with $\rho = 0.95$. $\epsilon$ is set to 0.25 [dB] and minimum value of the SPT is set to $2^{-16}$. The SPT term $T$ varies in the proposed method. Using this coefficient set, the encoder-decoder mismatching can be avoided.

We also compared hardware complexity of the coefficient set in the table with Verilog-HDL (FPGA Compiler ii 3.8) [5]. Results are illustrated in figure 2. As a result, circuit scale is reduced from 8186 [cell] to 4052 [cell]. This is 51% reduction of hardware scale.

### 5. SUMMARY

In this report, we proposed a new method for finding minimum hardware implementation of multipliers in the decoder to avoid the encoder-decoder mismatching. As a result, circuit scale was reduced from 8186 [cell] to 4052 [cell]. This was 51% reduction of hardware scale.

### 6. REFERENCES


