High Performance Hardware Implementation for
RC4 Stream Cipher

Sourav Sen Gupta, Anupam Chattopadhyay, Member, IEEE, Koushik Sinha, Member, IEEE,
Subhamoy Maitra, Bhabani P. Sinha, Fellow, IEEE

Abstract—RC4 is the most popular stream cipher in the domain of cryptology. In this paper, we present a systematic study of the hardware implementation of RC4, and propose the fastest known architecture for the cipher. We combine the ideas of hardware pipeline and loop unrolling to design an architecture that produces 2 RC4 keystream bytes per clock cycle. We have optimized and implemented our proposed design using VHDL description, synthesized with 130 nm, 90 nm and 65 nm fabrication technologies at clock frequencies 625 MHz, 1.37 GHz and 1.92 GHz respectively, to obtain a final RC4 keystream throughput of 10 Gbps, 21.92 Gbps and 30.72 Gbps in the respective technologies.

Index Terms—Cryptography, Hardware Accelerator, High Throughput, Loop Unrolling, Pipelining, RC4, Stream Cipher.

1 INTRODUCTION

Stream ciphers are broadly classified into two parts depending on the platform most suited to their implementation; namely software stream ciphers and hardware stream ciphers. RC4 is one of the widely used stream ciphers that is mostly implemented in software. This cipher is used in network protocols such as SSL, TLS, WEP and WPA. The cipher also finds applications in Microsoft Windows, Lotus Notes, Apple ACOE, Oracle Secure SQL etc. Though several other efficient and secure stream ciphers have been discovered after RC4, it is still the most popular stream cipher algorithm due to its simplicity, ease of implementation, and speed. In spite of several cryptanalysis attempts on RC4 (see [3], [4], [6], [13], [14], [15], [18], [19], [20], [21], [24] and references therein), the cipher stands secure if used properly.

In this paper we study several aspects of the hardware implementation of RC4, with respect to its efficient implementation, and present two new hardware designs which allow fast generation of RC4 keystream. The better of the two is the fastest known hardware implementation of the cipher till date. To motivate our contribution, we would first like to discuss the basic framework of the cipher. A short note on RC4 follows.

\begin{itemize}
\item S. Sen Gupta is with ASU, Indian Statistical Institute, 203 B T Road, Kolkata 700 108, India. Email: sg.sourav@gmail.com.
\item A. Chattopadhyay is with RWTH Aachen University, Mies-van-der-Roe Str. 15, 52074 Aachen, Germany. Email: anupam@umic.rwth-aachen.de.
\item K. Sinha is with Hewlett Packard Labs, Bangalore 560 030, India. Email: sinha_kor@yahoo.com.
\item S. Maitra is with ASU, Indian Statistical Institute, 203 B T Road, Kolkata 700 108, India. Email: subho@isical.ac.in.
\item B. P. Sinha is with ACMU, Indian Statistical Institute, 203 B T Road, Kolkata 700 108, India. Email: bhabani@isical.ac.in.
\item Section 2 of this work is based on the paper “One Byte per Clock: A Novel RC4 Hardware” [22] by Sen Gupta, Sinha, Maitra and Sinha.
\item Sections 3, 4 and 5 of this work were completed during A. Chattopadhyay’s visit at ASU, Indian Statistical Institute, Kolkata in February 2011.
\end{itemize}

1.1 RC4 Stream Cipher

The RC4 stream cipher was designed by Ron Rivest for RSA Data Security in 1987. It uses S-box $S$, an array of length $N$, where each location of $S$ stores one byte (typically, $N = 256$). A secret key $k$ of size $l$ bytes is used to scramble this permutation (typically, $5 \leq l \leq 16$). Array $K$ of length $N$ holds the main key, with secret key $k$ repeated as $K[y] = k[y \mod l]$, for $0 \leq y \leq N - 1$.

RC4 has two components, namely the Key Scheduling Algorithm (KSA) and the Pseudo-Random Generation Algorithm (PRGA). The KSA uses the key $K$ to generate a pseudo-random permutation $S$ of $\{0, 1, \ldots, N - 1\}$ and PRGA uses this pseudo-random permutation to generate arbitrary number of pseudo-random keystream bytes. The procedures are as in Algorithms 1 and 2 respectively.

\begin{algorithm}[h]
\caption{Key Scheduling Algorithm}
\begin{algorithmic}[1]
\Procedure{KSA}{Secret Key $K$}
\State Initialize $S \leftarrow \{0, 1, \ldots, N - 1\}$ and $j \leftarrow 0$
\For{$i = 0, \ldots, N - 1$}
\State Increment: $j \leftarrow j + S[i] + K[i]$
\State Swap: $S[i] \leftrightarrow S[j]$
\EndFor
\State \Return S-box $S$
\EndProcedure
\end{algorithmic}
\end{algorithm}

\begin{algorithm}[h]
\caption{Pseudo-Random Generation Algorithm}
\begin{algorithmic}[1]
\Procedure{PRGA}{S-box $S$}
\State Initialize indices: $i \leftarrow 0$, $j \leftarrow 0$
\While{TRUE}
\State Increment: $i \leftarrow i + 1$, $j \leftarrow j + S[i]$
\State Swap: $S[i] \leftrightarrow S[j]$
\State Output: $Z \leftarrow S[i] + S[j]$
\EndWhile
\EndProcedure
\end{algorithmic}
\end{algorithm}
Any arithmetic addition used in context of RC4 is in general ‘addition modulo N’, unless specified otherwise. The output keystream $Z$ is XOR-ed with the plaintext (byte per byte) to generate the ciphertext at the sender end ($C = M \oplus Z$), and is XOR-ed back with the ciphertext to get back the plaintext at the receiver end ($M = C \oplus Z$).

1.2 Motivation

Efficiency in terms of ‘keystream throughput’ has always been a benchmarking parameter for stream ciphers. The efficiency of the RC4 obviously depends on the efficiency of KSA and PRGA. While the KSA invokes a fixed cost for generating the initial pseudo-random state $S$ of KSA and PRGA, the PRGA incurs a variable cost in terms of the number of keystream bytes to be generated. An efficient implementation of RC4 would aim to minimize the cost for per round of KSA and PRGA to provide better throughput. The software implementation of RC4 is simple, and detailed comparison of the software performance of eSTREAM portfolio and RC4 is given in [1].

In this paper, we focus on efficient hardware implementation of the cipher. The main motivation is to test the limits to which RC4, the popular ‘software’ stream cipher, can compete in hardware performance with the state-of-the-art hardware stream ciphers. If it can, we will have a stronger case in support of this time-tested cipher. Furthermore, systematic study of the exploitable fine-grained parallelism aids software developers to attempt better performance in modern parallel processors.

Though there are already a few attempts to propose efficient hardware implementation [5], [9], [11] of RC4, the basic issue remained ignored that the design motivation should be initiated by the following question:

“\textit{In how many clock cycles can a keystream byte be generated at the PRGA stage in an RC4 hardware?}”

To the best of our knowledge, this line of thought has never been studied and exercised in a disciplined manner in the literature, which in fact, is quite surprising.

A 3-cycle-per-byte efficient implementation of RC4 on a custom pipelined hardware was first proposed by Kitsos et al [10] in 2003. In the same year, a patent by Matthews Jr. [16] was disclosed, which provided a similar 3 cycles per byte architecture using hardware pipelining. After a gap of five years, another patent by Matthews Jr. [17] was disclosed in 2008, which proposed a new design for RC4 hardware using pipeline architecture. This could increase the efficiency of the cipher to obtain 1-byte-per-cycle in RC4 PRGA. To the best of our knowledge, no further efficiency improvement for RC4 hardware has been proposed in the existing literature.

1.3 Our Contribution

We present two new designs for RC4 hardware targeted towards improved efficiency in terms of its throughput.

Design 1: We propose an RC4 architecture that produces 1 byte per cycle, that is the same throughput as in the design by Matthews [17]. However, our model does not use hardware pipeline approach to obtain this data rate. The main contribution of our work is to take a new look at RC4 hardware design and introduce the idea of loop unrolling in this context. We combine consecutive pairs of cycles in a pipelined fashion, and read off the values of one state of the S-box from previous or later rounds of the cipher. To the best of our knowledge, the idea of loop unrolling in RC4 has never been exploited in designing an efficient hardware. We present the comprehensive design strategy and analysis of the circuit in Section 2.

Design 2: One may note that Design 1, based on loop unrolling, is completely independent of the design idea of hardware pipelining in case of RC4. Thus, we propose a completely new design of RC4 hardware using efficient hardware pipeline and loop unrolling simultaneously. This model provides a throughput of 2 bytes per cycle in RC4 PRGA, without losing the clock performance. A detailed account of the design strategy and circuit analysis is presented in Section 3.

Implementation: The implementation of both the designs have been done using VHDL description, synthesized with 90 nm and 65 nm technologies using Synopsys Design Compiler in topographical mode. Design 2 has been synthesized with 130 nm technology as well for comparison purpose. With strict clock period constraints, we could device a model based on Design 2 that offers the best throughput in hardware implementation:

- 10 Gbps (i.e., 1.25 GBps) on 130 nm technology
- 21.92 Gbps (i.e., 2.74 GBps) on 90 nm technology
- 30.72 Gbps (i.e., 3.84 GBps) on 65 nm technology

The experimentation with clock period constraints and the final architecture is described in Section 4.

The throughput of Design 2, our final design, is approximately six times that of the designs proposed in [10] and [16], and approximately twice that of the design proposed in [17] in terms of cycles-per-byte for keystream generation. The area could not be compared with [10] as it is implemented on FPGA, and [16], [17] do not clearly mention any area figures at all. Design 2 also stands quite well in throughput comparison with modern hardware stream ciphers like Grain128, MICKEY and Trivium, but consumes larger area in general.

1.4 Organization of the Paper

The main content of this paper is organized in the next four sections, summarized as follows.

- Section 2 presents Design 1, a novel RC4 hardware that provides a keystream throughput of 1 byte-per-cycle using the idea of loop unrolling. We detail the design in terms of its components, timing and throughput analysis, and implementation ideas.
- Section 3 presents Design 2, the most efficient hardware design for RC4 that provides a keystream data-rate of 2 bytes-per-cycle by combining the strategies of hardware pipeline and loop unrolling. We present
the complete schematic and relevant implementation details to prove the claimed efficiency.

- Section 4 presents the final implementation results of Design 1 and Design 2, including some intermediate design points. The optimization includes experimentations with strict clock period constraints, and some restructuring of the original model. The final architecture offers the best throughput.

- Section 5 discusses the scope for efficiency improvement using further loop unrolling, and illustrates the limitations regarding this approach. We also discuss relevant issues with storage access in terms of further hardware pipeline, and illustrate the conditions and limitations thereof.

Finally, Section 6 concludes the paper.

2 DESIGN 1: ONE BYTE PER CLOCK

We consider the generation of two consecutive values of Z together, for the two consecutive plaintext bytes to be encrypted. Assume that the initial values of the variables \( i, j \) and \( S \) are \( i_0, j_0 \) and \( S_0 \), respectively. After the first execution of the PRGA loop, these values will be \( i_1, j_1 \) and \( S_1 \), respectively and the output byte is \( Z_1 \), say. Similarly, after the second execution of the PRGA loop, these will be \( i_2, j_2, S_2 \) and \( Z_2 \), respectively. Thus, for the first two loops of execution to complete, we have to perform the operations shown in Table 1.

<table>
<thead>
<tr>
<th>TABLE 1 Two consecutive loops of RC4 Stream Generation</th>
</tr>
</thead>
<tbody>
<tr>
<td>First Loop</td>
</tr>
<tr>
<td>( i_1 = i_0 + 1 )</td>
</tr>
<tr>
<td>( j_1 = j_0 + S_0[i_1] )</td>
</tr>
<tr>
<td>Swap ( S_0[i_1] \leftrightarrow S_0[j_1] )</td>
</tr>
<tr>
<td>( Z_1 = S_1[S_0[i_1] + S_0[j_1]] )</td>
</tr>
<tr>
<td>Second Loop</td>
</tr>
<tr>
<td>( i_2 = i_1 + 1 = i_0 + 2 )</td>
</tr>
<tr>
<td>( j_2 = j_1 + S_1[i_2] = j_0 + S_0[i_1] + S_1[j_2]</td>
</tr>
<tr>
<td>Swap ( S_1[i_2] \leftrightarrow S_1[j_2] )</td>
</tr>
<tr>
<td>( Z_2 = S_2[S_1[i_2] + S_1[j_2]] )</td>
</tr>
</tbody>
</table>

2.1 Design of Individual Components

To store \( S \)-array in hardware, we use a bank of 8-bit registers, 256 in total. The output lines of any one of these 256 registers can be accessed through a 256 to 1 Multiplexer (MUX), with its control lines set to the required address \( i_1, j_1, i_2 \) or \( j_2 \). Thus, we need 4 such 256 to 1 MUX units to simultaneously read \( S[i_1], S[i_2], S[j_1] \) and \( S[j_2] \). Before that, let us study how to compute the increments of \( i \) and \( j \) at each level.

Step 1: Calculation of \( i_1 \) and \( i_2 \). Incrementing \( i_0 \) by 1 and 2 can be done by the same clock pulse applied to two synchronous 8-bit counters. The counter for \( i_1 \) is initially loaded with 00000001 and the counter for \( i_2 \) is loaded with 00000010, the initial states of these two indices. This serves the purpose for the first two rounds of RC4, in both KSA and PRGA.

Thereafter, in every other cycle, the clock pulse is applied to all the flip-flops except the ones at the LSB position for both the counters, as shown in Fig. 1. This will result in proper increments of \( i_1 \) that assumes only the odd values 1, 3, 5, ..., and that of \( i_2 \) assuming only the even values 2, 4, 6, ..., as required in RC4. This is assured as the LSB of \( i_1 \) will always be 1 and that of \( i_2 \) will always be 0, as shown in Fig. 1.

Step 2: Calculation of \( j_1 \) and \( j_2 \). The values of \( j_1 \) and \( j_2 \) will be computed and stored in two 8-bit registers. To compute \( j_1 \), we need a 2-input parallel adder unit. It may be one using a carry lookahead adder, or one using scan operation as proposed by Sinha and Srimani [23], or one using carry-lookahead-tree as proposed by Lynch and Swarzlander, Jr. [12]. For computing \( j_2 \), there are two special cases:

\[
j_2 = j_0 + S_0[i_1] + S_1[i_2] = \begin{cases} j_0 + S_0[i_1] + S_0[i_2] & \text{if } i_2 \neq j_1 \\ j_0 + S_0[i_1] + S_0[i_1] & \text{if } i_2 = j_1 \end{cases}
\]

The only change from \( S_0 \) to \( S_1 \) is the swap \( S_0[i_1] \leftrightarrow S_0[j_1] \), and hence we need to check if \( i_2 \) is equal to either of \( i_1 \) or \( j_1 \). Now, \( i_2 \) can not be equal to \( i_1 \) as they differ only by 1 modulo 256. Therefore, \( S_1[i_2] = S_1[j_1] = S_0[i_1] \) if \( i_2 = j_1 \), and \( S_1[i_2] = S_0[i_2] \) otherwise. In both the cases, three binary numbers are to be added.

Let us denote the \( k^{th} \) bit of \( j_0, S_0[i_1] \), and \( S_1[i_2] \) (either \( S_0[i_2] \) or \( S_0[j_1] \)) by \( a_k, b_k \) and \( c_k \), respectively, where \( 0 \leq k \leq 7 \). We first construct two 9-bit vectors \( R \) and \( C \), where the \( k^{th} \) bits \( (0 \leq k \leq 8) \) of \( R \) and \( C \) are given by

\[
R_k = XOR(a_k, b_k, c_k) \quad \text{for } 0 \leq k \leq 7, \quad R_8 = 0, \quad C_0 = 0, \quad C_k = a_{k-1}b_{k-1} + b_{k-1}c_{k-1} + c_{k-1}a_{k-1} \quad \text{for } 1 \leq k \leq 8.
\]

In RC4, all additions are done modulo 256. Hence, we can discard the \( 9^{th} \) bit \((k = 8)\) of the vectors \( R, C \) while adding them together, and carry out normal 8-bit parallel addition considering \( 0 \leq k \leq 7 \). Therefore, one may add \( R \) and \( C \) by a parallel full adder as used for \( j_1 \). The circuit to compute \( j_1 \) and \( j_2 \) is as shown in Fig. 2.

Step 3: Swapping the \( S \) values. In Table 1, the two swap operations in the third row result in one of the following 8 possible data transfer requirements among the registers of the \( S \)-register bank, depending on the different possible values of \( i_1, j_1, i_2 \) and \( j_2 \). We have to check if \( i_2 \) and \( j_2 \) can be equal to \( i_1 \) or \( j_1 \) (we only know that \( i_2 \neq i_1 \)). All the cases in this direction can be listed as in Table 2. A more detailed explanation for each case is presented as follows.

Case 1: \( i_2 \neq j_1 \) and \( j_2 \neq i_1 \) and \( j_2 \neq j_1 \)

These data transfers are symbolically represented by the
This involves 3 data transfers: $S_0[i_1] \rightarrow S_0[j_2], S_0[i_2] \rightarrow S_0[j_1] = S_0[i_2]$ and $S_0[j_1] \rightarrow S_0[i_1]$.

Case 6: $i_2 = j_1$ and $j_2 \neq i_1$ and $j_2 = j_1$
In this case the data transfers are represented by

$$\left( \begin{array}{c} j_1 \\ j_2 \end{array} \right) \circ \left( \begin{array}{c} i_1 \\ i_2 \end{array} \right)$$

This involves 2 data transfers: $S_0[i_1] \rightarrow S_0[i_2]$ and $S_0[i_2] \rightarrow S_0[j_1] = S_0[j_2]$.  

Case 7: $i_2 = j_1$ and $j_2 = i_1$ and $j_2 \neq j_1$
In this case the data transfers are represented by

$$\left( \begin{array}{c} j_1 \\ i_1 \end{array} \right) \circ \left( \begin{array}{c} i_1 \\ i_2 \end{array} \right)$$

This is the identity permutation, and hence it does not involve any data transfer.

Case 8: $i_2 = j_1$ and $j_2 = i_1$ and $j_2 = j_1$
This case cannot occur, as it implies $i_1 = i_2$, which is impossible because $i_2 = i_1 + 2 = i_1 + 1$.

After the swap operation is completed successfully, one obtains $S_2$ from $S_0$. From the point of view of the receiving registers (in the $S$-register bank) in case of the above mentioned register-to-register transfers, we can summarize the cases as follows:

- $S_2[i_1]$ receives data from $S_0[i_1], S_0[j_1]$ or $S_0[i_2]$.
- $S_2[j_1]$ receives from $S_0[i_1], S_0[j_1], S_0[i_2]$ or $S_0[j_2]$.
- $S_2[i_2]$ receives from $S_0[i_1], S_0[j_1], S_0[i_2]$ or $S_0[j_2]$.
- $S_2[j_2]$ receives from $S_0[i_1], S_0[i_2]$ or $S_0[j_2]$.

In view of the above discussions, the input data (1 byte) for each of the 256 registers in the $S$-register bank will be taken from the output of an 8 to 1 MUX unit, whose data inputs are taken from $S_0[i_1], S_0[j_1], S_0[i_2], S_0[j_2]$, and the control inputs are taken from the outputs of three comparators comparing (i) $i_2$ and $j_1$, (ii) $j_2$ and $i_1$, (iii) $j_2$ and $j_1$. The circuit to realize the swap is as in Fig. 3.

For the simultaneous register-to-register data transfer during the swap operation, we propose the use of

- $256$ to $1$ MUX
- 3 input Adder
- 2 input Adder
- Comparator (0 if equal)
- 2 to 1 MUX

Fig. 2. [Circuit 2] Circuit to compute $j_1$ and $j_2$. 

following permutation on data in $S_0$.

$$\left( \begin{array}{c} i_2 \\ j_2 \end{array} \right) \circ \left( \begin{array}{c} i_1 \\ j_1 \end{array} \right)$$

This involves 4 simultaneous register to register data transfers, as follows: $S_0[i_1] \rightarrow S_0[j_1], S_0[j_1] \rightarrow S_0[i_1], S_0[i_2] \rightarrow S_0[j_2]$ and $S_0[j_2] \rightarrow S_0[i_2]$.

Case 2: $i_2 \neq j_1$ and $j_2 \neq i_1$ and $j_2 = j_1$
In this case the data transfers are represented by

$$\left( \begin{array}{c} i_2 \\ j_2 \end{array} \right) \circ \left( \begin{array}{c} i_1 \\ j_1 \end{array} \right)$$

This involves 3 data transfers: $S_0[i_1] \rightarrow S_0[i_2], S_0[i_2] \rightarrow S_0[j_1] = S_0[j_2]$ and $S_0[j_1] \rightarrow S_0[i_1]$.

Case 3: $i_2 \neq j_1$ and $j_2 = i_1$ and $j_2 \neq j_1$
In this case the data transfers are represented by

$$\left( \begin{array}{c} i_2 \\ i_1 \end{array} \right) \circ \left( \begin{array}{c} i_1 \\ j_1 \end{array} \right)$$

This involves 3 data transfers: $S_0[i_1] \rightarrow S_0[j_1], S_0[i_2] \rightarrow S_0[j_1] = S_0[j_2]$ and $S_0[j_1] \rightarrow S_0[i_1]$.

Case 4: $i_2 \neq j_1$ and $j_2 = i_1$ and $j_2 = j_1$
In this case the data transfers are represented by

$$\left( \begin{array}{c} i_2 \\ i_1 \end{array} \right) \circ \left( \begin{array}{c} i_1 \\ i_1 \end{array} \right)$$

This involves 2 data transfers: $S_0[i_1] \rightarrow S_0[i_2]$ and $S_0[i_2] \rightarrow S_0[j_1] = S_0[j_2]$.

Case 5: $i_2 = j_1$ and $j_2 \neq i_1$ and $j_2 \neq j_1$
In this case the data transfers are represented by

$$\left( \begin{array}{c} j_1 \\ j_2 \end{array} \right) \circ \left( \begin{array}{c} i_1 \\ i_1 \end{array} \right)$$

This involves 3 data transfers: $S_0[i_1] \rightarrow S_0[j_2], S_0[j_2] \rightarrow S_0[j_1] = S_0[i_2]$ and $S_0[j_1] \rightarrow S_0[i_1]$.

Case 6: $i_2 = j_1$ and $j_2 \neq i_1$ and $j_2 = j_1$
In this case the data transfers are represented by

$$\left( \begin{array}{c} j_1 \\ j_1 \end{array} \right) \circ \left( \begin{array}{c} i_1 \\ i_1 \end{array} \right)$$

This involves 2 data transfers: $S_0[i_1] \rightarrow S_0[i_2] = S_0[j_2]$ and $S_0[j_2] \rightarrow S_0[i_1]$.

Case 7: $i_2 = j_1$ and $j_2 = i_1$ and $j_2 \neq j_1$
In this case the data transfers are represented by

$$\left( \begin{array}{c} j_1 \\ i_1 \end{array} \right) \circ \left( \begin{array}{c} i_1 \\ i_1 \end{array} \right)$$

This is the identity permutation, and hence it does not involve any data transfer.

Case 8: $i_2 = j_1$ and $j_2 = i_1$ and $j_2 = j_1$
This case cannot occur, as it implies $i_1 = i_2$, which is impossible because $i_2 = i_1 + 2 = i_1 + 1$.

TABLE 2
Different cases for the Register-to-Register transfers in the swap operation.

<table>
<thead>
<tr>
<th>#</th>
<th>Condition</th>
<th>Register-to-Register Transfers</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>$i_2 \neq j_1$ and $j_2 \neq i_1$ and $j_2 \neq j_1$</td>
<td>$S_0[i_1] \rightarrow S_0[j_1], S_0[j_1] \rightarrow S_0[i_1], S_0[i_2] \rightarrow S_0[j_2], S_0[j_2] \rightarrow S_0[i_2]$</td>
</tr>
<tr>
<td>2</td>
<td>$i_2 \neq j_1$ and $j_2 \neq i_1$ and $j_2 = j_1$</td>
<td>$S_0[i_1] \rightarrow S_0[i_2], S_0[i_2] \rightarrow S_0[j_1] = S_0[j_2], S_0[j_1] \rightarrow S_0[i_1]$</td>
</tr>
<tr>
<td>3</td>
<td>$i_2 \neq j_1$ and $j_2 = i_1$ and $j_2 \neq j_1$</td>
<td>$S_0[i_1] \rightarrow S_0[j_1], S_0[j_1] \rightarrow S_0[i_1] = S_0[j_2], S_0[i_1] \rightarrow S_0[i_1]$</td>
</tr>
<tr>
<td>4</td>
<td>$i_2 \neq j_1$ and $j_2 = i_1$ and $j_2 = j_1$</td>
<td>$S_0[i_1] \rightarrow S_0[j_1], S_0[j_1] \rightarrow S_0[i_1] = S_0[j_2], S_0[j_1] \rightarrow S_0[i_1]$</td>
</tr>
<tr>
<td>5</td>
<td>$i_2 = j_1$ and $j_2 \neq i_1$ and $j_2 \neq j_1$</td>
<td>$S_0[i_1] \rightarrow S_0[j_2], S_0[j_2] \rightarrow S_0[j_1] = S_0[j_2], S_0[j_1] \rightarrow S_0[i_1]$</td>
</tr>
<tr>
<td>6</td>
<td>$i_2 = j_1$ and $j_2 \neq i_1$ and $j_2 = j_1$</td>
<td>$S_0[i_1] \rightarrow S_0[j_2], S_0[j_2] \rightarrow S_0[j_1] = S_0[j_2], S_0[j_1] \rightarrow S_0[i_1]$</td>
</tr>
<tr>
<td>7</td>
<td>$i_2 = j_1$ and $j_2 = i_1$ and $j_2 \neq j_1$</td>
<td>Identity permutation, no data transfer</td>
</tr>
<tr>
<td>8</td>
<td>$i_2 = j_1$ and $j_2 = i_1$ and $j_2 = j_1$</td>
<td>Impossible, as it implies $i_1 = i_2 + i_1 + 1$.</td>
</tr>
</tbody>
</table>
Master-Slave JK flip-flops to construct the registers in the S-register bank. This way, the read and write operations will respect the required order of functioning, and the synchronization can be performed at the end of each clock cycle to update the S-state.

**Step 4: Calculation of Z₁ and Z₂.** The main idea to get the most out of loop unrolling in RC4 is to completely bypass the generation of S₁, and move directly from S₀ to S₂, as discussed right before. However, note that we require the state S₁ for computing the output byte Z₁ = S₁ [S₀[j₁] + S₀[i₁]]. We apply the following trick of cross-loop look-back to resolve this issue.

In step 4 of Algorithm 2, we can rewrite the output

\[
Z₁ = \begin{cases} 
   S₂[i₂] & \text{if } S₀[j₁] + S₀[i₁] = j₂, \\
   S₂[j₂] & \text{otherwise}
\end{cases}
\]

Computing Z₁ involves adding S₀[i₁] and S₀[j₁] first, which can be done using a 2-input parallel adder. The 256 to 1 MUX, which is used to extract appropriate data from S₂, will be controlled by another 4 to 1 MUX. This 4 to 1 MUX is in turn controlled by the outputs of two comparators comparing (i) S₀[j₁] + S₀[i₁] and i₂, and (ii) S₀[j₁] + S₀[i₁] and j₂, as illustrated in the circuit of Fig. 4.

Computation of Z₂, however, involves adding S₁[i₂], S₁[j₂], as in the following formula:

\[
Z₂ = S₂ [S₂[i₂] + S₂[j₂]] = S₂ [S₁[j₂] + S₁[i₂]].
\]

In this case, we unwrap one cycle of RC4 and gather the values of S₁[i₂] and S₁[j₂] from the S₀ state. S₁[i₂] and S₁[j₂] receive the values from the appropriate registers of S₀ as given below, depending on the conditions:

- i₂ ≠ j₁, j₂ ≠ i₁, j₂ ≠ j₁: S₁[i₂] = S₀[i₂], S₁[j₂] = S₀[j₂]
- i₂ ≠ j₁, j₂ ≠ i₁, j₂ = j₁: S₁[i₂] = S₀[i₂], S₁[j₂] = S₀[j₁]
- i₂ = j₁, j₂ ≠ i₁: S₁[i₂] = S₀[i₂], S₁[j₂] = S₀[j₂]
- i₂ ≠ j₁, j₂ ≠ i₁, j₂ ≠ j₁: S₁[i₂] = S₀[i₂], S₁[j₂] = S₀[j₂]
- i₂ = j₁, j₂ ≠ i₁, j₂ = j₁: S₁[i₂] = S₀[i₂], S₁[j₂] = S₀[j₁]
- i₂ ≠ j₁, j₂ ≠ i₁, j₂ ≠ j₁: S₁[i₂] = S₀[i₂], S₁[j₂] = S₀[j₁]

These conditions can be realized using an 8 to 1 MUX unit controlled by the outputs of three comparators comparing (i) i₂ and j₁, (ii) j₂ and i₁, (iii) j₂ and j₁. We can use the same control lines as in case of the swapping operation. The circuit is as shown in Fig. 5.
2.2 Timing Analysis

The timing analysis for the complete PRGA circuit (shown in Fig. 6) is as shown in the three-stage circuit diagram of Fig. 7. We illustrate the first two iterations, and the rest falls along similar lines. The combinational logics operate between the clock pulses and all read, swap and increment operations are done at the trailing edges of the clock pulses. The first two bytes $Z_1, Z_2$ are obtained at the end of the third clock cycle and the next two bytes $Z_3, Z_4$ are obtained at the fifth clock cycle. A detailed explanation follows.

<table>
<thead>
<tr>
<th>Cycle</th>
<th>Stage 1</th>
<th>Stage 2</th>
<th>Stage 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>$i_0 = n + 1$; $j_0 = n + 3$; $i_0 = l + 1$; $j_0 = l + 3$</td>
<td>Swap $S[f(i_0), S[j_0)]$; Swap $S[i, j]$</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>$i_2 = i + 1$; $j_2 = j + 1$; $i_2 = i + 2$; $j_2 = j + 2$</td>
<td>$Z_2 = S[i, j] + S[i, j]$</td>
<td>$Z_2 = S[i, j] + S[i, j]$</td>
</tr>
<tr>
<td>3</td>
<td>$i_3 = n + 1$; $j_3 = n + 3$; $i_3 = l + 1$; $j_3 = l + 3$</td>
<td>Swap $S[i, j]$; Swap $S[i, j]$</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>$i_4 = n + 1$; $j_4 = n + 3$; $i_4 = l + 1$; $j_4 = l + 3$</td>
<td>Swap $S[i, j]$; Swap $S[i, j]$</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>$i_5 = n + 1$; $j_5 = n + 3$; $i_5 = l + 1$; $j_5 = l + 3$</td>
<td>$Z_5 = S[i, j] + S[i, j]$</td>
<td>$Z_5 = S[i, j] + S[i, j]$</td>
</tr>
</tbody>
</table>

Fig. 7. Pipeline structure for the proposed Design 1.

2.3 The Complete Circuit

The complete circuit diagram for the PRGA algorithm of Design 1 is shown in Fig. 6. We shall henceforth denote the clock by $\phi$ and its cycles numbered as $\phi_1, \phi_2, \phi_3$, etc., where $\phi_0$ refers to the clock pulse that initiates PRGA.

In Fig. 6, $L_i$ denote the latches operated by the trailing edge of $\phi_{2n+i}$, i.e., the $(2n + i)^{th}$ cycle of the master clock $\phi$ where $n \geq 0$. For example, the latches labeled $L_1$ (four of them) are released at the trailing edge of $\phi_1, \phi_3, \phi_5, ...$ and the latches labeled $L_2$ (eight of them) are released at the trailing edge of $\phi_2, \phi_4, \phi_6, ...$. In the final implementation, these latches have been replaced by edge-triggered flip-flops which operate at the trailing edge of the clock. Now, we generalize our previous observation to state the following.

Efficiency of PRGA in Design 1:

The hardware proposed for the PRGA stage of RC4 in Design 1, as shown in Fig. 6, produces “one byte per clock” after an initial delay of two clock cycles.

Let us call the stage of the PRGA circuit shown in Fig. 6 the $n^{th}$ stage. This actually denotes the $n^{th}$ iteration of our model, which produces the output bytes $Z_{n+1}$ and $Z_{n+2}$. The first block (Circuit 1) operates at the trailing edge of $\phi_n$, and increments $i_n$ to $i_{n+1}, i_{n+2}$. During cycle $\phi_{n+1}$, the combinational part of Circuit 2 operates to produce $j_{n+1}, j_{n+2}$. The trailing edge of $\phi_{n+1}$ releases the latches of type $L_1$, and activates the swap circuit (Circuit 3). The combinational logic of the swap circuit functions during cycle $\phi_{n+2}$ and the actual swap operation takes place at the trailing edge of $\phi_{n+2}$ to produce $S_{n+2}$ from $S_n$. Simultaneously, the latch of type $L_2$ is released to activate the Circuits 4 and 5. The combinational logic of these two circuits operate during $\phi_{n+3}$, and we get the outputs $Z_{n+1}$ and $Z_{n+2}$ at the trailing edge of $\phi_{n+3}$.

This complete block of architecture performs in a cascaded pipeline fashion, as the indices $i_2, j_2$ and the state $S_{n+2}$ are fed back into the system at the end of $\phi_{n+2}$ (actually, $i_{n+2}$ is fed back at the end of $\phi_{n+1}$ to allow for the increments at the trailing edge of $\phi_{n+2}$).

The operational gap between two iterations (e.g., $n^{th}$ and $(n + 2)^{th}$) of the system is thus two clock cycles (e.g., $\phi_n$ to $\phi_{n+2}$), and we obtain two output bytes per iteration.

Hence, the PRGA architecture of Design 1, as shown in Fig. 6, produces $2N$ bytes of output stream in $N$ iterations, over $2N$ clock cycles. Note that the initial clock pulse $\phi_0$ is an extra one, and the production of the output bytes lag the feedback cycle by one clock pulse in every iteration (e.g., $\phi_{n+3}$ in case of $n^{th}$ iteration). Therefore, our model practically produces $2N$ output bytes in $2N$ clock cycles, that is “one byte per clock”, after an initial lag of two clock cycles.

Issues with KSA. Note that the general KSA routine runs for 256 iterations to produce the initial permutation of the S-box. Moreover, the steps of KSA are quite similar to the steps of PRGA, apart from the following:

- Calculation of $j$ involves key $K$ along with $S$ and $i$.
- Computing $Z_1, Z_2$ is neither required nor advised.

We propose the use of our loop-unrolled PRGA architecture (Fig. 6) for the KSA as well, with some minor modifications, as follows:

1) $K$-register bank: Introduce a new register bank for key $K$. It will contain $l$ number of 8-bit registers, where $8 \leq l \leq 15$ in practice.

2) $K$-register MUX: To read key values $K[i_1 \mod l]$ and $K[i_2 \mod l]$ from the $K$-registers, we introduce two 16 to 1 multiplexer unit. The first $l$ input lines of this MUX will be fed data from registers $K[0]$ to $K[l - 1]$, and the rest $(16 - l)$ inputs can be left floating (recall that $8 \leq l \leq 15$). The control lines of these MUX units will be $i_1 \mod l$ and $i_2 \mod l$ respectively, and hence the floating inputs will never be selected.

3) Modular Counters: To obtain modular indices $i_1 \mod l$ and $i_2 \mod l$, we incorporate two modular counters (modulo $l$) for the indices. These are synchronous counters and the one for $i_2$ will have no clock input for the LSB position, similar to Fig. 1.

4) Extra 2-input Parallel Adders: Two 2-input parallel adders are appended to Fig. 2 for adding $K[i_1 \mod l]$ and $K[i_2 \mod l]$ to $j_1$ and $j_2$ respectively.
5) No Outputs: Circuits of Fig. 4 and Fig. 5 are removed from the overall structure, so that no output byte is generated during KSA. If any such byte is generated, the key $K$ may be compromised.

Using this modified hardware configuration, one can implement two rounds of KSA in 2 clock cycles, that is “one round per clock”, after an initial lag of 1 cycle. Total time required for KSA is $256 + 1 = 257$ clock cycles.

### 2.4 Implementation

We have implemented Design 1, the proposed structure for RC4 stream cipher, using synthesizable VHDL description. The $S$-register box and $K$-register box are implemented as array of master-slave flip-flops, and are synthesized as standard-cell memory architecture (register-based implementation). The entire VHDL code consists of approximately 1500 lines.

A major area impact of the circuit originates from the large number of accesses to the $S$-box and the $K$-box from the KSA and PRGA circuit. Since the PRGA and KSA will not run in parallel, we shared the read and write ports of $S$-box and $K$-box between PRGA and KSA. From KSA, 1 read access to $K$-box, 2 read accesses to $S$-box and 2 write accesses to $S$-box are needed. From PRGA, 6 read accesses to $S$-box and 4 write accesses to $S$-box are needed. The 2 read accesses correspond to simultaneous generation of two $Z$ values at the last step of PRGA. The 4 read and write accesses correspond to the double swap operation. While sharing the mutually exclusive accesses, all the accesses from KSA can be merged amongst the PRGA accesses. Therefore, the total number of read ports to $K$-box is 1, the total number of read ports to $S$-box is 6 and the total number of write ports to $S$-box is 4. This sharing of storage access is as shown in Fig. 8.

The VHDL code is synthesized with 90 nm and 65 nm fabrication technologies using Synopsys Design Compiler in topographical mode. The detailed implementation results are presented in Section 4.

### 2.5 Comparison with Existing Designs

Let us compare the proposed design with the ones that existed for RC4 hardware till date. We only consider existing designs that are focused towards improved throughput, and not any other hardware considerations.

**Kitsos et al. [10] and Matthews Jr. [16]**. Combining our KSA and PRGA architectures, we can obtain $2N$ output-stream bytes in $2N + 259$ clock cycles, counting the initial delay of 1 cycle for KSA and 2 cycles for PRGA. The hardware implementation of RC4 described in [10] or [16] provides an output of $N$ bytes in $3N + 768$ clock cycles. A formal comparison of the timings is shown in Table 6. One can easily observe that for large $N$, the throughput of our RC4 architecture is 3 times compared to that of the designs proposed in [10] and [16].

In terms of the area, exact comparison with [10] is not possible since, we do not have access to the FPGA board for which the area figures of [10] is reported. Considering the design idea, both [10] and [16] modeled their storage using block RAMs. This implementation restricts the number of port accesses per cycle. To overcome that, three 256-byte dual-port RAM blocks are used in [10]. Even then, the design requires 3 cycles to produce 1 byte of data. An improved design is reported in [16] where only two 256-byte dual-port RAM blocks are used. It may be noted that we have utilized register-based storage for the $S$ and $K$ arrays instead of RAM. This is because a RAM based storage would incorporate port-access restrictions and latency issues, resulting in a compromise of throughput. An alternative technique to
TABLE 3
Pipeline stages for the design proposed in [17].

<table>
<thead>
<tr>
<th>Stage</th>
<th>1st stage</th>
<th>2nd stage</th>
<th>3rd stage</th>
<th>4th stage</th>
</tr>
</thead>
<tbody>
<tr>
<td>i₁</td>
<td>i₀ + 1</td>
<td>j₁ = j₀ + S[i₁]</td>
<td>Store S[i₁] into SI</td>
<td>Read S[i₃]</td>
</tr>
<tr>
<td>i₂</td>
<td>i₁ + 1</td>
<td>j₂ = j₁ + S[i₂]</td>
<td>Store S[i₂] into SI</td>
<td>Store S[i₃] into SI</td>
</tr>
<tr>
<td>i₃</td>
<td>i₂ + 1</td>
<td>j₃ = j₂ + S[i₃]</td>
<td>Store S[i₃] into SI</td>
<td>Store S[i₃] into SI</td>
</tr>
</tbody>
</table>

Maintain the high throughput with RAM based implementation may be partitioning the arrays according to the accesses, and optimize accordingly.

Matthews Jr. [17]. This design proposes a 1-byte-per-cycle design of RC4 hardware using a technique that is different from our approach. It achieves the claimed throughput by means of hardware pipeline, and instead of 2 iterations per cycle, one iteration per cycle in PRGA is performed. The pipeline design is as shown in Table 3 (same as [17, Table 1]). In terms of throughput, this design provides 1-cycle-per-byte output in PRGA and (same as [17, Table 1]). In terms of throughput, this design provides 1-cycle-per-byte output in PRGA and 2 iterations per cycle, one iteration per cycle in PRGA is performed. The pipeline design is as shown in Table 3 (as in Table 3).

Fig. 9. 1-byte/cycle by Hardware Pipeline (Pipelined-A)

Stage 1
Cycle 1
j₁ = i₁ + j₁;
j₂ = j₂ + S[i₂];
Swap S[i₁], S[i₂];

Cycle 2
i₂ = i₁ + 1;
j₂ = j₂ + S[i₂];
Swap S[i₁], S[i₂];

Z₁ = S[i₁] + S[i₂];

Stage 2
Cycle 3
Z₂ = S[i₂] + S[i₃];

This is done in similar fashion to the unrolling of KSA iterations as per the design discussed in Section 2. The logic for the two consecutive KSA loops in shown in Table 4, and the design idea follows that of Design 1. For this design, the K-box is optimized away as it had constant reset inputs. In the improvements discussed later, the K-box values are controlled from external input. We synthesized the circuit without port-sharing,

First Loop
Second Loop
\[ i₁ = i₀ + 1 \]
\[ j₁ = j₀ + S₀[i₁] + K[i₁] \]
\[ j₂ = j₁ + S₀[i₂] + K[i₂] \]
\[ S₀[i₁] \leftrightarrow S₀[i₂] \]

TABLE 4
Two consecutive loops of RC4 Key Scheduling

\[ i₂ = i₁ + 1 = i₀ + 2 \]
\[ j₂ = j₁ + S₁[i₂] + K[i₂] \]
\[ j₃ = j₂ + S₁[i₃] + K[i₃] \]
\[ S₁[i₂] \leftrightarrow S₁[i₃] \]
using 90 nm technology at a strict clock frequency, and the synthesis results are as presented in Section 4. The throughput is the same as that of Design 1.

One may prefer Pipelined-A over Design 1 because of its obvious simplicity. However, we look into the possibility of improving the architecture even further.

3 DESIGN 2: TWO BYTES PER CLOCK

In this section, we present a novel design for RC4 hardware which provides the best throughput till date. We have already proposed a design in Section 2 to obtain a throughput of 1-byte-per-cycle. We have also designed and studied a hardware pipeline architecture that provides the same. Now we will analyze the two models from a more detailed implementation point of view for potential improvement in the design.

3.1 Area Optimization in Pipelined-A

Note that in the hardware pipeline based Pipelined-A, as discussed in the previous section (Fig. 9), we had fused the idea of loop unrolling to merge 2 consecutive rounds of KSA. As a result, the number of read accesses to $K$-box from KSA grew to 2. The number of read and write accesses from KSA to $S$-box are both 4 due to the double swap in one cycle.

Pipelined-B: We modified Pipelined-A to implement access sharing (read/write) for $S$-box between KSA and PRGA. In case of Pipelined-A, KSA contains 4 read, 4 write accesses and PRGA contains 3 read and 2 write accesses to the $S$-box. Naturally, all the accesses from PRGA can be shared with accesses from KSA, resulting in total 4 read and 4 write accesses. The synthesis indicated a compact circuit with the same throughput.

Pipelined-C: Another idea, exploited to reduce the circuit size further, is to perform only one iteration of KSA per cycle. In this approach, KSA will require 256 cycles to initialize the $S$-box. However, the number of both read and write accesses to $S$-box will become 2 per cycle. By applying access sharing on top of that, total number of read and write accesses to $S$-box is reduced to 3 and 2 respectively. Furthermore, the number of read accesses to $K$-box also dropped to 1. The synthesis of this circuit also indicated a more compact design.

We observed a sharp reduction in $S$-box and KSA areas for Pipelined-C, in comparison with the previous designs. The reduction in the area for $S$-box is most prominent as Pipelined-C directly reduces the area requirements for the address decoders and multiplexers, due to less number of $S$-box access ports. However, the reduction in $K$-box access ports costs us 256 cycles for KSA, instead of 128 as in the previous two designs. Later, we shall present final synthesis results for all the designs to compare the mutual pros and cons.

Next, we extend our analysis on the area and timing improvements of hardware pipelining to propose a completely new and considerably improved design.

3.2 Design Idea for 2 Bytes-per-Cycle

Recall the design based on the hardware pipeline approach (Pipelined-A) as shown in Fig. 9, and also the main idea of Section 2 (Design 1) where a completely new approach to RC4 hardware design gave rise to a one-byte-per-clock architecture based on the technique of loop unrolling. In case of hardware pipeline, we used the idea of pipeline registers to control the read-after-write sequence during $S$-box swaps, and that resulted in a natural two stage pipeline model for RC4 PRGA. In case of loop unrolling, this idea of pipeline registers was not used at all, but the same throughput was obtained by merging two consecutive rounds of RC4 PRGA. Two obvious questions in this direction are:

- Can these two techniques be combined?
- Will that provide any better result at all?

This was the main motivation behind the next design, where we answer both the questions in affirmative.

We fused the idea of 2-stage hardware pipeline with that of loop unrolling to generate an RC4 circuit with maximum speed/throughput till date. This is obtained for the case with 2-stage PRGA pipeline and KSA circuit with double iterations per cycle in each case. In this case, 128 cycles for $S$-box preparation is needed at the KSA stage, and then onwards after a gap of one cycle, 2 bytes per cycle are generated for encryption purposes. This shows significant improvements over the previously published RC4 implementations in literature.

3.3 Pipeline Structure

For an intuitive pipeline architecture and timing analysis of this new design, one needs to recall the pipeline structures of the individual designs based on loop unrolling and hardware pipelining. Notice that the loop unrolling approach of Design 1 used a 3-stage pipeline, as in Fig. 7:

1) Increment of indices $i$ and $j$
2) Swap operation in the $S$-register
3) Read output byte $Z$ from $S$-register

Alternatively, the hardware pipeline idea of Pipelined-A, as in Fig. 9, achieved the same using a 2-stage pipeline:

1) Increment of $i, j$, and Swap in the $S$-register
2) Read output byte $Z$ from $S$-register

In the design for 2 bytes per clock cycle throughput, we propose a fusion of the two ideas, to generate a 2-stage pipeline architecture, as shown in Fig. 10.

The double swap operation starts at Stage 1 in this case, and takes the help of pipeline registers to maintain the read-after-write ordering during the swap operations. This part of the operation is same as in the hardware pipelined approach for one-byte-per-clock design (Pipelined-A/B/C). The $Z$ values are read from the $S$-registers after the completion of the double-swap, and using the loop unrolling logic from the first one-byte-per-clock design. That is, two consecutive values of the output byte $Z$ are read from the same state $S$ by using some suitable combinational logic. Similarly, the increment of
two consecutive \( i \) and \( j \) values are done simultaneously using the combinational logic of the original one-byte-per-clock design.

This design obviously provides 2 output bytes per clock cycle, after an initial lag of 1 cycle, as is evident from Fig. 10. Thus for the generation of \( 2N \) keystream bytes in RC4 PRGA, the circuit has to operate for just \( N + 1 \) clock cycles, thereby producing an asymptotic throughput of 2-bytes-per-clock. In KSA, we simply omit Stage 2 of the pipeline structure, and obtain a speed of 2 KSA rounds per clock cycle. Thus, KSA is completed within 128 cycles in this design. In Section 5, we will discuss about the issues with further pipelining to obtain better throughput using a similar architecture.

### 3.4 Designing the Storage Access

Since the PRGA and KSA will not run in parallel, we shared the read and write ports of \( S \)-box and \( K \)-box between PRGA and KSA. From KSA, 2 read accesses to \( K \)-box are required as two loops are merged per cycle. Further, 4 read and 4 write accesses to \( S \)-box are needed for the double swap operation. From PRGA, 6 read accesses to \( S \)-box and 4 write accesses to \( S \)-box are required. The 2 read accesses correspond to simultaneous generation of two \( Z \) values at the last stage of PRGA, while the 4 read and 4 write accesses correspond to the double swap operation. While sharing the mutually exclusive accesses, all the accesses from KSA can be merged amongst the PRGA accesses. Therefore, the total number of read ports to \( K \)-box is 2, the total number of read ports to \( S \)-box is 6 and the total number of write ports to \( S \)-box is 4. This port-sharing logic is as in Fig. 11.

The port sharing logic reduces the multiplexer area significantly. It should be noted that the multiplexer logic to the register banks claims the major share of area.

![Fig. 10. Pipeline structure for 2-byte-per-clock design.](image)

### 3.5 Structure of PRGA and KSA Circuits

The schematic diagrams for PRGA and KSA circuits in the proposed design are shown in Fig. 13 and Fig. 14 respectively.

The PRGA circuit operates as per the 2-stage pipeline structure, where the increment of indices take place in the first stage, and so does the double-swap operation for the \( S \)-box. In the same stage, the addresses for the two consecutive output bytes \( Z_n \) and \( Z_{n+1} \) are calculated as...
the swap does not change the outcomes of the additions $S[i_n] + S[j_n]$ or $S[i_{n+1}] + S[j_{n+1}]$. In the second stage of the pipeline, the output addresses $z_{n \_addr}$ and $z_{n+1 \_addr}$ are used to read the appropriate keystream bytes from the updated S-box.

Fig. 13. PRGA circuit structure for proposed architecture.

Fig. 14. KSA circuit structure for proposed architecture.

The circuit for KSA operates similarly, but has no pipeline feature as the operation happens in a single stage. Here, the increment of indices and swap are done for two consecutive rounds of KSA in a single clock cycle, thereby producing a speed of 2-rounds-per-cycle.

Based on this schematic diagram for the circuits, and the port sharing logic described earlier, we now attempt the hardware implementation of our new design.

3.6 Implementation

We have implemented the proposed structure for RC4 stream cipher using synthesizable VHDL description. The S-register box and K-register box are implemented as array of master-slave flip-flops, as discussed earlier, and are synthesized as standard-cell memory architecture. The VHDL code is synthesized with 130 nm, 90 nm and 65 nm fabrication technologies using Synopsys Design Compiler in topographical mode. The synthesis results are presented in Section 4.

4 Implementation Results

In this section, we describe our attempts to optimize our designs and obtain the best throughput in implementation. The gate-level synthesis was carried out using Synopsys Design Compiler Version D-2010.03-SP4, using topographical mode for 130 nm, 90 nm and 65 nm target technology libraries. The area results are reported using equivalent 2 input NAND gates.

4.1 Hardware Performance of Our Designs

90 nm Technology: We experimented with the synthesis of designs in the following order:

- 1-byte/clock design using loop unrolling (Design 1)
- 1-byte/clock by hardware pipelining (Pipelined-A)
- 1-byte/clock by hardware pipelining (Pipelined-B)
- 1-byte/clock by hardware pipelining (Pipelined-C)
- 2-bytes/clock design combining the two (Design 2)

In order to get the best throughput out of our proposed designs, we performed a few experiments with varying clock speed. This included running of all synthesis at 90 nm with strict clock period constraints until no further improvement was possible. The synthesis results are shown in Table 5. The clock period in Pipelined-B is higher than that for Pipelined-A, due to the port sharing logic that we introduced in Pipelined-B.

Critical Path for Design 2: After the initial implementations of the designs, we found that the critical path for Design 2 is through the KSA read access of the $S$-array, followed by the additions for updating $j$ values in the first stage of Fig. 10.

We tried two mechanisms to reduce this critical path. First, we attempted reduced port sharing, as port sharing puts longer delay in the multiplexers. Second, we attempted a modified design with 3 pipeline stages; the first stage to load the $S$ and $K$ values and put those in pipeline registers, the second stage to perform the additions for $j$ update, and the last one for the swap in KSA. This not only made the design 3-stage pipelined instead of 2-stages, but also required additional bypass logic, which did not help reduce the critical path. So, we finally kept the 2-stage pipeline as in Fig. 10, and avoided some port sharing along the critical path. This shifted the critical path to the $S$-box write access from KSA. By removing the port sharing, the clock frequency could be improved even further.

Currently, the critical path is in the $S$-box read access from PRGA. That could also be improved by removing some port sharing, but only by causing a heavy increase in area. Therefore, we chose to avoid it.

65 nm Technology: We used the same designs which yielded best clock frequencies in 90 nm, and mainly focused at the following three designs:
### TABLE 5
Synthesis results for optimized designs with different target technology libraries.

<table>
<thead>
<tr>
<th>Tech. (nm)</th>
<th>Design</th>
<th>Area (NAND gate equivalent)</th>
<th>Max. Clock Freq. (GHz)</th>
<th>KSA (cycles)</th>
<th>PRGA (bytes/cycle)</th>
<th>Speed (Gbps)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>KSA</td>
<td>PRGA</td>
<td>S-box</td>
<td>K-box</td>
<td>Sequential</td>
</tr>
<tr>
<td>130</td>
<td>Design 2</td>
<td>310</td>
<td>1000</td>
<td>57435</td>
<td>1180</td>
<td>13819</td>
</tr>
<tr>
<td>90</td>
<td>Design 1</td>
<td>310</td>
<td>1199</td>
<td>48669</td>
<td>1084</td>
<td>10942</td>
</tr>
<tr>
<td>Pipelined-A</td>
<td>560</td>
<td>428</td>
<td>52133</td>
<td>1084</td>
<td>10644</td>
<td>43561</td>
</tr>
<tr>
<td>Pipelined-B</td>
<td>527</td>
<td>428</td>
<td>43454</td>
<td>1084</td>
<td>10611</td>
<td>34882</td>
</tr>
<tr>
<td>Pipelined-C</td>
<td>484</td>
<td>612</td>
<td>39231</td>
<td>1084</td>
<td>10801</td>
<td>30610</td>
</tr>
<tr>
<td>Design 2</td>
<td>310</td>
<td>984</td>
<td>52557</td>
<td>1084</td>
<td>10955</td>
<td>43981</td>
</tr>
<tr>
<td>65</td>
<td>Design 1</td>
<td>310</td>
<td>1240</td>
<td>53638</td>
<td>1180</td>
<td>14109</td>
</tr>
<tr>
<td>Pipelined-C</td>
<td>550</td>
<td>690</td>
<td>48159</td>
<td>1180</td>
<td>13622</td>
<td>36957</td>
</tr>
<tr>
<td>Design 2</td>
<td>310</td>
<td>927</td>
<td>52998</td>
<td>1180</td>
<td>13484</td>
<td>41931</td>
</tr>
</tbody>
</table>

### TABLE 6
Timing comparison of Design 1 and Design 2 with that of [10], [16] and [17].

<table>
<thead>
<tr>
<th>Operations</th>
<th>Number of clock cycles required for each operation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>[10] and [16]</td>
</tr>
<tr>
<td>Per KSA round</td>
<td>3</td>
</tr>
<tr>
<td>Complete KSA</td>
<td>256 × 3 = 768</td>
</tr>
<tr>
<td>N bytes of PRGA</td>
<td>N/2</td>
</tr>
<tr>
<td>N bytes of RC4</td>
<td>N/2 + 2</td>
</tr>
<tr>
<td>Cycles per byte</td>
<td>3 + N/2</td>
</tr>
</tbody>
</table>

- 1-byte/clock design using loop unrolling (Design 1)
- 1-byte/clock by hardware pipelining (Pipelined-C)
- 2-bytes/clock design combining the two (Design 2)

The synthesis results provide us the best throughput for these three designs, obtained by using strict clock period constraints during the implementation, until no further improvement could be made, i.e., until the point that it could generate a valid gate-level netlist. The synthesis results are presented in Table 5.

130 nm Technology: In order to benchmark against comparable technology libraries, we have synthesized using 130 nm fabrication technology since, several stream ciphers from eSTREAM project [2] have reported their performance in 130 nm and 250 nm technologies [7], [8]. We used the same designs which yielded best clock frequencies in 65 nm and 90 nm design, and have just implemented our best proposal: Design 2. The synthesis results are presented in Table 5.

**Best Throughput.** To summarize, the optimized synthesis offers us the best throughput (in gigabits per second) for hardware implementation of RC4 cipher till date.

- **9.76 Gbps** in 90 nm technology
- **14.8 Gbps** in 65 nm technology

Design 1 (one-byte-per-clock):
- **9.76 Gbps** in 90 nm technology
- **14.8 Gbps** in 65 nm technology

Design 2 (two-bytes-per-clock):
- **10 Gbps** in 130 nm technology
- **21.92 Gbps** in 90 nm technology
- **30.72 Gbps** in 65 nm technology

4.2 **Comparison with Existing Designs**

We compare our proposed designs Design 1 and Design 2 with the ones that existed for RC4 hardware till date. We only consider existing designs that are focused towards improved throughput, and not any other hardware considerations.

**Throughput Comparison:** In Section 2, we have already seen the main RC4 designs proposed in the literature: 3-cycles-per-byte designs of [10] and [16] and 1-byte-per-cycle design of [17]. Section 2 presents our 1-byte-per-cycle architecture Design 1, and in Section 3 we propose the first 2-bytes-per-cycle RC4 architecture Design 2. It requires 257 cycles to complete KSA and generates 2-bytes-per-cycle in PRGA, with an initial lag of 2 cycles. Thus, Design 2 produces N keystream bytes in approximately \(257 + (N/2 + 2) = N/2 + 259\) clock cycles. For large N, this is twice in comparison with Design 1 and the hardware proposed in [17]. Detailed comparison of throughput is presented in Table 6.

**Area Comparison:** As discussed earlier in Section 2, a precise comparison of area requirements with [10] could not be made due to mismatch in implementation platforms, and [16] does not specify any area figures at all. However, [16] uses two 256-byte dual-port RAM blocks for the storage, and for the purpose of comparison we synthesized the RAM using 65 nm technology. This resulted in approximately 11.3 K Gates of storage area (without considering the associated circuitry), which is comparable to the total sequential area (approximately 13.5-14.0 K Gates for Design 1 and Design 2 in 65 nm technology, as shown in Table 5) of our designs with register-based storage. Fair comparison with [17] could not be done due to lack of relevant area figures.

To put our results in perspective, we surveyed the throughputs of a few popular hardware stream ciphers. The current eSTREAM portfolio of hardware stream...
ciphers contain three ciphers: Grain_v1, MICKEY_v2 and Trivium. According to a hardware performance evaluation of the ciphers (as in [7] and [8]), these ciphers achieve the following throughputs, with maximum possible optimization and parallelization.

- Grain128: 14.48 Gbps (130 nm), 4.475 Gbps (250 nm)
- MICKEY: 0.413 Gbps (130 nm), 0.287 Gbps (250 nm)
- Trivium: 22.3 Gbps (130 nm), 18.568 Gbps (250 nm)

In the data above, the current version Grain128_v1 is tested on 130 nm technology, whereas the result for 250 nm technology is with Grain128_v0, as mentioned in [8].

One may observe that in context of the eSTREAM hardware stream ciphers, the optimized implementation of RC4 that we provide fares quite well in terms of throughput (10 Gbps), although RC4 is never claimed to be a hardware cipher. It should also be noted that the area requirements for the proposed RC4 designs (50-60 K Gates for Designs 1 and 2) are fairly high compared to those in the aforementioned eSTREAM ciphers, as evaluated in [7] (3.2 K Gates for Grain128, 5.0 K Gates for MICKEY and 4.9 K Gates for Trivium). However, compared to processors or co-processors in embedded systems, this area is quite reasonable, and is small enough to be integrated in modern embedded processors. The optimization is between the efficiency-requirement and the area-constraint on the user end. If high throughput is required for the time-tested and widely accepted stream cipher RC4, the user may go for a slightly high-area implementation as we have proposed in this paper, and if the area constraints are stricter, the user may go for the RAM-based implementation proposed in [5], or choose the new lightweight stream ciphers over RC4.

5 ISSUES WITH FURTHER IMPROVEMENTS

Based on Design 2, the fastest known hardware implementation of RC4 till date, one may be tempted to push the architecture even further so as to increase its throughput. We tried to venture in this direction as well, and noticed that a better throughput can be obtained via one of the two following avenues:

1) Unroll more loops of the algorithm
2) Increase the pipeline depth

First, we shall take a look at issues with further loop unrolling, starting with the idea of Design 1.

5.1 Unrolling Three or More Loops of RC4

In hardware design, the idea of loop unrolling proves to be most effective when the parameters involved in each of the loops are independent. In case of KSA or PRGA in RC4 stream cipher, we are not quite so lucky. The interdependencies between consecutive loops of RC4 originate from the following ordering of steps:

Update indices → Swap S-values → Output Z

This order has to be obeyed at all circumstances to maintain the correctness of the cipher.

Recall Design 1 (Section 2) where we first introduce the concept of loop unrolling in case of RC4. To implement this idea, we had to take into account all dependencies between two consecutive loops. As the Swap and Output stages depend directly upon the indices $i$ and $j$, we only needed to consider the interplay between the indices of the two rounds, i.e., $i_1, i_2$ and $j_1, j_2$. We had a total of $\binom{8}{2} = 6$ pairs to deal with, but the equality or inequality of 3 of these ($i_1, i_2, j_1, j_2$) did not matter, as they were either impossible to occur, or were anyway expected in the RC4 algorithm. So, we had to worry about the comparison between 3 pairs of indices $(i_1, j_2)$ and $(i_2, j_1)$ and $(j_1, j_2)$ in case of S-box swaps as well as the computations for $Z_1$ and $Z_2$. These 3 pairs gave rise to $2^3 = 8$ choices in each case, and that in turn contributed to the large area for the combinational logic in our architecture.

Now, if we try to unroll another loop of RC4, i.e., three consecutive rounds of the cipher at a time, we will have to deal with 6 indices $i_1, i_2, i_3$ and $j_1, j_2, j_3$. There are $\binom{6}{2} = 15$ pairs, out of which we will have to consider 9 pairs for comparison:

$$(i_1, j_2), (i_1, j_3), (i_2, j_1), (i_2, j_3), (i_3, j_1), (i_3, j_2)$$ and $$ (j_1, j_2), (j_2, j_3), (j_1, j_3)$$

These pairs will give rise to $2^9 = 512$ choices in each case of S-box swaps and output computation, and will require combinational logic to take care of the choices.

In the hardware implementation of Design 1 and Design 2, one may observe that the combinational area already figures quite high. With three loops unrolled, it will be impossible to manage as the logic requirement grows exponentially (8 choices for 2 loops to 512 choices for 3 loops). Hence, the idea of further loop unrolling in RC4 do not seem feasible, and we drop the idea.

5.2 Increasing Depth of the Pipeline

In this case, the motivation was to check if deeper hardware pipelining can further improve the throughput for our RC4 architecture. During our experiments with the design, we observed that the critical path in the architecture is due to S-box access, which cannot be improved by whatever deep pipelining one may design.

The only way to reduce the critical path in S-box access logic is to explore either of the following choices.

- Hand-optimizing the multiplexer logic
- Partitioned S-box to reduce multiplexing logic

The first option is hard to perform from the RTL and the multiplexer logic is anyway highly optimized by the synthesis tools. One may however investigate the second option further, but most likely such a structure will require predictable access pattern for different partitions of the S-box. This ‘predictable access pattern’ might lead to compromising the cryptographic security, which is not desirable at all.
6 Conclusion and Outlook

The alleged RC4 has been dominant in the arena of stream ciphers since its advent in 1987, and has earned its reputation as the most popular stream cipher till date. Be it academics or the industry, RC4 has been used in numerous forms and shapes in a majority of cryptographic solutions based on stream ciphers. The algorithm for the cipher is intriguingly simple, and one can easily implement it within a few lines of code. This has further promoted RC4 as a natural choice for a software based stream cipher.

It is rumored in the cryptographic community that an efficient RC4 software implementation can produce the keystream bytes at a rate of 3 cycles per byte. However, we could not find any documented evidence to this claim. The best software performance of RC4 stated in the literature till date is available at [1], and it provides an account of 7 to 15 cycles per byte of RC4 keystream, depending on the processor and the clock-speed the cipher was tested on.

We take a look at the other side of the coin; the hardware implementation of RC4. There have been a few RC4 hardware designs proposed in the literature, but none provided a complete analysis of the problem. In this paper, we have presented a thorough study of RC4 hardware designing problem from the point of view of throughput, measured in gigabits per second output of the RC4 keystream. We have discussed the issues of loop-unrolling and hardware pipelining in RC4 architecture to obtain better throughput, and have experimented extensively to optimize area and performance.

In the process, we have proposed two new designs for RC4 hardware. The first one produces one keystream byte per cycle using the idea of loop unrolling, that has never been exploited in case of RC4 hardware implementation. Our second design tops the first one by combining the idea of loop unrolling with that of efficient hardware pipelining to obtain two keystream bytes per cycle. This is the fastest known RC4 hardware architecture till date, providing a keystream throughput of 30.72 Gbps in its optimized form, using 65 nm technology.

We have also studied the obvious scopes for further improvement in throughput, using more loop unrolling or better pipelining, and have shown that these tweaks are either not feasible or not optimum in terms of area and speed.

In the future, we will have further look into the hardware architecture for optimizing the area without compromising the runtime performance. It is also an interesting research to look into a flexible hardware platform, which can support multiple fast stream ciphers. Even within the context of RC4, several security enhancements are proposed. While this study concentrated on the basic RC4 implementation, it remains an open, interesting problem to study the security-performance trade-offs for different RC4 variants.

References

[1] Software performance results from the eSTREAM Project. eSTREAM, the ECRYPT Stream Cipher Project. Available at: http://www.ecrypt.eu.org/stream/ (http://www.ecrypt.eu.org/stream/index.html)
Sourav Sen Gupta received his Bachelor of Electronics and Tele-Communication Engineering degree from Jadavpur University, Kolkata, India in 2006 and his Master of Mathematics degree from University of Waterloo, Ontario, Canada in 2008. He is currently pursuing his Doctoral studies at Indian Statistical Institute, Kolkata, India. His research interests are in Cryptology and Number Theory.

Subhamoy Maitra received his Bachelor of Electronics and Telecommunication Engineering degree in the year 1992 from Jadavpur University, Calcutta and Master of Technology in Computer Science in the year 1996 from Indian Statistical Institute, Calcutta. He has completed Ph.D from Indian Statistical Institute in 2001. Currently he is a Professor at Indian Statistical Institute. His research interests are in Cryptology and Security.

Anupam Chattopadhyay received his B.E. degree from Jadavpur University, India in 2000. He received his MSc. from ALaRI, Switzerland and PhD from RWTH Aachen, Germany in 2002 and 2008 respectively. During his PhD, he worked on automatic RTL generation from the architecture description language LISA, which was commercialized later by CoWare. He further developed several high-level optimization techniques and verification flow for embedded processors and a language-based modeling, exploration and implementation framework for partially re-configurable processors. He has published several technical papers and authored one book in the above research areas. He spent over 3 years in different engineering and research positions in industry. He is currently at RWTH Aachen University as an assistant professor in the UMIC research cluster. His research interests are broadly in the design and automation of multi-processor systems for future embedded applications.

Bhabani P. Sinha received his M.Tech. and Ph.D degrees in 1975 and 1979 respectively, both from the University of Calcutta. He joined the faculty of Electronics Unit of the Indian Statistical Institute, Calcutta in 1976, where he became a Professor in 1987. From 1993 to 2011, he was the Head of the Advanced Computing and Microelectronics Unit of the Indian Statistical Institute, Calcutta. He is currently the Dean of Studies at the Indian Statistical Institute, Calcutta. He served as an Indian Space Research Organization (ISRO) Chair Professor during 2000 at the Indian Institute of Technology Kharagpur, India. He has published more than 130 research papers in various international journals and refereed conference proceedings in the area of computer architectures, algorithms, parallel and distributed computing, mobile computing and wireless communication. His recent research interests include parallel and distributed computing, mobile computing, wireless networks and algorithms. He served as an Editor of the IEEE Transactions on VLSI Systems during 1998-2000 and as a subject area editor of the Journal of Parallel and Distributed Computing till 2011. He is a Fellow of the IEEE, USA.

Koushik Sinha received his MS degree from the Clemson University, South Carolina, USA and his PhD degree from the Jadavpur University, Calcutta, India in 2003 and 2007 respectively. From 2004 to 2011, he worked at Honeywell Technology Solutions Lab, Bangalore as a Lead Research Scientist. He is currently a Scientist at Hewlett Packard Labs, Bangalore, India. He received the Indian Science Congress Young Scientist Award for the year 2008-09 in the Information and Communication Science and Technology (including Computer Sciences) category. He has served in TPCs and organizing committees of several international conferences. His research interests are in the areas of wireless networks, high performance computing and information retrieval.

Subhamoy Maitra received his Bachelor of Electronics and Telecommunication Engineering degree in the year 1992 from Jadavpur University, Calcutta and Master of Technology in Computer Science in the year 1996 from Indian Statistical Institute, Calcutta. He has completed Ph.D from Indian Statistical Institute in 2001. Currently he is a Professor at Indian Statistical Institute. His research interests are in Cryptology and Security.

Bhabani P. Sinha received his M.Tech. and Ph.D degrees in 1975 and 1979 respectively, both from the University of Calcutta. He joined the faculty of Electronics Unit of the Indian Statistical Institute, Calcutta in 1976, where he became a Professor in 1987. From 1993 to 2011, he was the Head of the Advanced Computing and Microelectronics Unit of the Indian Statistical Institute, Calcutta. He is currently the Dean of Studies at the Indian Statistical Institute, Calcutta. He served as an Indian Space Research Organization (ISRO) Chair Professor during 2000 at the Indian Institute of Technology Kharagpur, India. He has published more than 130 research papers in various international journals and refereed conference proceedings in the area of computer architectures, algorithms, parallel and distributed computing, mobile computing and wireless communication. His recent research interests include parallel and distributed computing, mobile computing, wireless networks and algorithms. He served as an Editor of the IEEE Transactions on VLSI Systems during 1998-2000 and as a subject area editor of the Journal of Parallel and Distributed Computing till 2011. He is a Fellow of the IEEE, USA.