<table>
<thead>
<tr>
<th><strong>Title</strong></th>
<th>A novel CMOS low-noise amplifier design for 3.1-to 10.6-GHz ultra-wide-band wireless receivers. (Published)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Author(s)</strong></td>
<td>Lu, Yang.; Yeo, Kiat Seng.; Cabuk, Alper.; Ma, Jianguo.; Do, Manh Anh.; Lu, Zhenghao.</td>
</tr>
<tr>
<td><strong>Issue Date</strong></td>
<td>2009-07-31T06:38:46Z</td>
</tr>
<tr>
<td><strong>URL</strong></td>
<td><a href="http://hdl.handle.net/10220/5958">http://hdl.handle.net/10220/5958</a></td>
</tr>
<tr>
<td><strong>Rights</strong></td>
<td>IEEE Transactions on Circuits and Systems—I: Regular Papers © 2006 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. <a href="http://www.ieee.org/portal/site">http://www.ieee.org/portal/site</a>.</td>
</tr>
</tbody>
</table>
A Novel CMOS Low-Noise Amplifier Design for 3.1- to 10.6-GHz Ultra-Wide-Band Wireless Receivers

Yang Lu, Kiat Seng Yeo, Alper Cabuk, Jianguo Ma, Senior Member, IEEE, Manh Anh Do, Senior Member, IEEE, and Zhenghao Lu

Abstract—An ultra-wideband (UWB) 3.1- to 10.6-GHz low-noise amplifier (LNA) employing a common-gate stage for wideband input matching is presented in this paper. Designed in a commercial 0.18-μm 1.8-V standard RFCMOS technology, the proposed UWB LNA achieves fully on-chip circuit implementation, contributing to the realization of a single-chip CMOS UWB receiver. The proposed UWB LNA achieves 16.7 ± 0.8 dB power gain with a good input match (S11 < −9 dB) over the 7500-MHz bandwidth (from 3.1 GHz to 10.6 GHz), and an average noise figure of 4.0 dB, while drawing 18.4 mA biasing current from the 1.8-V power supply. A gain control mechanism is also introduced for the first time in the proposed design by varying the biasing current of the gain stage without influencing the other figures of merit of the circuit so as to accommodate the UWB LNA in various UWB wireless transmission systems with different link budgets.

Index Terms—Common gate, low-noise amplifier (LNA), RFCMOS, ultra-wideband (UWB), variable gain.

I. INTRODUCTION

In 2002, the Federal Communications Commission (FCC) approved the operation of certain types of wireless devices incorporating the ultra-wideband (UWB) technology, which transmits information using very low power, short impulses thinly spreading over a wide bandwidth [1]. Benefiting from the extremely wide transmission bandwidth, the UWB radio exhibits desirable features such as large transmission channel capacity, fine time and range resolution, less multipath fading effect and easier material penetration. Possible applications are high-data-rate wireless connection, high-accuracy positioning/locating, penetration imaging, etc. [2]–[4]. Table I presents the categories of the UWB applications approved by the FCC with their respective spectrums and restrictions [1].

Of all the spectrums approved by the FCC for UWB applications, the 3.1- to 10.6-GHz band is of the greatest interest for both academia and industry due to its versatility in almost all of the approved UWB applications. Due to the FCC’s loose definition of UWB [1], various methods can be employed to utilize this vast spectrum. Meanwhile, different wideband pulse shapes and pulse modulation schemes have been proposed for the future UWB transmission systems [5]–[9]. Two proposals have been refined for the final decision:

1) Direct-sequence UWB (DS-UWB) proposal [10];

2) Multiband orthogonal frequency division multiplexing UWB (MB-OFDM UWB) proposal [11]. The DS-UWB proposal divides the 3.1- to 10.6-GHz band into two discontinuous bands while the MB-OFDM UWB proposal divides the whole band into 14 528-MHz sub-bands that are grouped into five main bands as shown in Fig. 1.

Despite all the favorable features of the UWB systems, serious challenges still exist for the realization of UWB receiver front-end circuits, especially for the low-noise amplifier.
(LNA). Due to FCC’s stringent power-emission limitation at the transmitter and the additional transmission path loss, the received UWB signal exhibits very low power-spectral density (PSD) at the receiver antenna, resulting in a received signal power that is typically three orders of magnitude smaller than that of the narrow-band transmission systems [12]. Therefore, a UWB LNA is required to provide sufficient gain over the entire 7500-MHz bandwidth, a wide-band 50-Ω input matching and, more importantly, a low noise figure to enhance the sensitivity of the UWB receiver. Low power consumption is also desired for the LNA. The linearity of an amplifier is traditionally described in terms of 1-dB compression point (P1 dB) and third-order intercept point (IP3). While the UWB signal seldom suffers from gain compression in the LNA due to the low power of the received signal, the IP3 could be an important figure-of-merit of the proposed LNA due to the existence of strong narrow-band interferers such as the 802.11a WLAN signals in the 5- to 6-GHz band. However, the IP3 of the proposed LNA is not of great concern of this work due to the two reasons: Firstly, the UWB signals are intrinsically wide-band signals rather than single tones in narrow-band systems, which bring about the difficulty in defining the IP3 for the LNA. Secondly and even more importantly, thanks to today’s mature antenna design techniques [13], [14], the interferers within the 5- to 6-GHz frequency band could be readily rejected by notch UWB antennas, relaxing the requirement for the linearity of the proposed UWB LNA.

This paper focuses on the design and implementation of an LNA for UWB applications based on the conventional RFCMOS technology. Section II discusses the design challenges in the implementation of a CMOS UWB LNA, while Section III gives the detailed circuit analysis and describes the optimizing techniques. Section IV presents the final schematic of the proposed design with a comparison of the pre-layout simulation and post-layout simulation results. Section V summarizes the figures of merit of the CMOS UWB LNA and compares its application in both DS-UWB proposal and MB-OFDM proposal. Finally, Section VI draws the conclusion.

II. DESIGN CHALLENGES

Although the employment of the wide-band impulse as the transmitting signal has greatly simplified the receiver front-end architecture, most of the design challenges of a UWB LNA remain due to the enormous bandwidth. While various LNAs in CMOS technology have been studied for a long period [15]–[17], traditionally, wide-band RF amplifiers are realized in compound semiconductor technologies (e.g., SiGe and GaAs), taking advantage of their superior intrinsic frequency response and noise performance [18], [19]. With its higher parasitics, the lossy silicon substrate of the CMOS technology substantially degrades the gain and the noise performance of the amplifier as frequency increases, which further jeopardizes the maximum achievable bandwidth [20], [21].

The distributed amplifier (DA), in which the parasitic capacitances of the active devices are absorbed by the transmission lines, has been proposed to be a good candidate for wide-band amplification. Recent research shows that relatively flat gain can be achieved over the 3.1- to 10.6-GHz UWB band using CMOS distributed amplifiers [22]–[24]. However, due to the additive nature of each transistor’s gain, the distributed amplifiers cannot achieve high gain. The average gain of the reported DAs is around 8 dB, which is insufficient to amplify the received UWB signal. On the other hand, the power consumption of a typical DA is more than 60 mW, too high for the battery-powered portable UWB devices. Furthermore, although the distributed amplifier can provide wide-band amplification, it has not been optimized for noise performance. Considering these drawbacks associated with the DAs, traditional multistage transistor amplifier technique is opted for our design.

The noise performance of an LNA is directly dependent on its input matching. The wide-band input matching is intrinsically noisier than the narrow-band counterparts as the noise performance can not be optimized for a specific frequency. Thus, the stringent tradeoff between the wide-band input matching and the noise figure of the UWB LNA should be carefully studied and decided. Fig. 2 shows the four basic 50-Ω input matching techniques that have been explored in the traditional transistor-amplifier domain [16], [17], [20], [25], [26]. The common-gate architecture (or the 1/gm termination) that is illustrated in Fig. 2(d) has the highest potential to achieve the wide-band input matching. However, little work has been reported on the design of a common-gate LNA [16]. This may be due to the fact that the wide-band input matching is not needed in traditional narrow-band receivers, and a common-gate amplifier exhibits relatively lower gain and higher noise figure than a common-source amplifier.

Assuming the input impedance of a common-gate amplifier remains largely resistive and the perfect matching is achieved by setting the transconductance of the active device to 20 mS, the noise factor (F) can be obtained as

\[ F = 1 + \frac{\gamma}{\alpha R_n g_m} = 1 + \frac{\gamma}{\alpha} \tag{1} \]

where \( \gamma \) is the MOS transistor’s coefficient of channel thermal noise and \( \alpha \) is defined as the ratio of the transconductance \( g_m \) and the zero-bias drain conductance \( g_{dr} \), respectively [17]. Given that \( \gamma \) is process dependent and difficult to control, the noise performance can be optimized by increasing the
is the input impedance of the next stage and $g_{m1}$ is the transconductance of the MOS transistor in common-gate configuration. The input impedance can be derived as

$$Z_{in} = \frac{1}{g_{m1} + \frac{1}{Z_S(\omega)} + \frac{1}{1 - g_{m1} Z_S(\omega) R_L + Z_o(\omega)}}$$  \hspace{1cm} (2)$$

where $Z_S(\omega)$ and $Z_o(\omega)$ are given by (3) and (4) below, respectively

$$Z_S(\omega) = \frac{j\omega L_s}{\frac{1}{j\omega C_{gs}}} = \frac{j\omega L_s}{1 - \omega^2 C_{gs} L_s}$$  \hspace{1cm} (3)$$

$$Z_o(\omega) = \frac{1}{\frac{1}{j\omega C_{gds}} + |Z_L|/|Z_{in2}|}$$  \hspace{1cm} (4)$$

In fact, the term $(1 - g_{m1} Z_o(\omega))/(r_o + Z_o(\omega))$ in the denominator of (2) is introduced by the finite output resistance of the MOS transistor $R_o$ due to channel length modulation effect. To obtain more insight on the impact of $R_o$ on the input impedance, we may assume that $Z_S(\omega)$ and $Z_o(\omega)$ are both composed of high-$Q$ inductors and capacitors and can thus be regarded as purely reactive within the frequency band of interest

$$Z_S(\omega) = jX_S(\omega)$$  \hspace{1cm} (5)$$

$$Z_o(\omega) = jX_o(\omega)$$  \hspace{1cm} (6)$$

Equation (2) can be re-written by substituting (5) and (6) into (2) and we get

$$Z_{in} = \frac{1}{g_{m1} - \frac{jX_o(\omega) X_S(\omega)}{R_o(1 + \frac{g_{m1} X_S(\omega)}{R_o}) + X_o(\omega)}} \frac{1}{1 - \frac{g_{m1} X_o(\omega)}{R_o(1 + \frac{g_{m1} X_S(\omega)}{R_o}) + X_o(\omega)}}$$  \hspace{1cm} (7)$$

The term $1/X_S(\omega)$ in (7) dominates the imaginary part because $g_{m1} R_o X_o(\omega) << R_o^2 + X_o^2(\omega)$ throughout the frequency of interest. Since $g_{m1} X_o(\omega) << R_o^2 + X_o^2(\omega)$, the real part in the denominator will remain relatively constant within the 3.1–10.6-GHz UWB band.

Some observations can be made based on the foregoing derivations: The transconductance of the MOS transistor in common-gate configuration should be set slightly greater than 20 mS for better matching due to the effect of the MOS transistor’s finite output resistance $R_o$. The imperfect matching of the common-gate stage throughout the band arises from the frequency dependent $X_S(\omega)$ that dominates the imaginary part in the denominator, i.e., the impedance of the LC tank formed by $L_o$ and $C_{gs}$. To get a good matching over the wide band, $L_o$ and $C_{gs}$ should be selected such that they resonate at the center of the 3.1–10.6 GHz, leaving only a 50-$\Omega$ real input impedance.

Simulations show that best input matching is achieved over the 7500-MHz bandwidth with a MOS transistor with an aspect ratio of 120 $\mu$m/0.18 $\mu$m and $L_o$ of 7.46 nH. As shown in Fig. 5, the best input matching is achieved while $g_{m1}$ is 21.8 mS and input matching degrades with the further increase of $g_{m1}$. The

---

**III. CIRCUIT ANALYSIS**

The actual configuration of the common-gate stage (see Fig. 3) is more complex than that shown previously in Fig. 2(d). An inductor, $L_{gs}$, is placed between the source of the MOS transistor and the ground terminal forming an $LC$ resonator with the gate-to-source capacitance $C_{gs}$ in common-gate configuration. The finite output resistance of the transistor also influences the performance of the LNA. It is observed in Fig. 3 that the load impedance of the common-gate stage and the input impedance of the next stage will degrade the matching and noise performance due to the short-channel MOS transistor’s relatively low output resistance which is generally around 500 $\Omega$ for a 0.18-$\mu$m CMOS process [27]. The relatively low gain of a common-gate amplifier is another important design consideration, as 15 dB of gain is targeted to amplify the received UWB signal. The small-signal model of the transistor employed in the analysis is given in Fig. 4(a), in which the gate-to-drain parasitic capacitance $C_{gds}$ and the finite output resistance $R_o$ are both included to observe the influence of the important parasitics on the performance of the proposed LNA.

**A. Input Matching**

The small-signal equivalent circuit for the impedance calculation is given in Fig. 4(b). $Z_L$ is the impedance of the load, $Z_{in2}$ is the input impedance of the next stage and $g_{m1}$ is the transconductance of the MOS transistor in common-gate configuration. The input impedance can be derived as

$$Z_{in} = \frac{1}{g_{m1} + \frac{1}{Z_S(\omega)} + \frac{1}{1 - g_{m1} Z_S(\omega) R_L + Z_o(\omega)}}$$  \hspace{1cm} (2)$$

where $Z_S(\omega)$ and $Z_o(\omega)$ are given by (3) and (4) below, respectively

$$Z_S(\omega) = \frac{j\omega L_s}{\frac{1}{j\omega C_{gs}}} = \frac{j\omega L_s}{1 - \omega^2 C_{gs} L_s}$$  \hspace{1cm} (3)$$

$$Z_o(\omega) = \frac{1}{\frac{1}{j\omega C_{gds}} + |Z_L|/|Z_{in2}|}$$  \hspace{1cm} (4)$$

In fact, the term $(1 - g_{m1} Z_o(\omega))/(r_o + Z_o(\omega))$ in the denominator of (2) is introduced by the finite output resistance of the MOS transistor $R_o$ due to channel length modulation effect. To obtain more insight on the impact of $R_o$ on the input impedance, we may assume that $Z_S(\omega)$ and $Z_o(\omega)$ are both composed of high-$Q$ inductors and capacitors and can thus be regarded as purely reactive within the frequency band of interest

$$Z_S(\omega) = jX_S(\omega)$$  \hspace{1cm} (5)$$

$$Z_o(\omega) = jX_o(\omega)$$  \hspace{1cm} (6)$$

Equation (2) can be re-written by substituting (5) and (6) into (2) and we get

$$Z_{in} = \frac{1}{g_{m1} - \frac{jX_o(\omega) X_S(\omega)}{R_o(1 + \frac{g_{m1} X_S(\omega)}{R_o}) + X_o(\omega)}} \frac{1}{1 - \frac{g_{m1} X_o(\omega)}{R_o(1 + \frac{g_{m1} X_S(\omega)}{R_o}) + X_o(\omega)}}$$  \hspace{1cm} (7)$$

The term $1/X_S(\omega)$ in (7) dominates the imaginary part because $g_{m1} R_o X_o(\omega) << R_o^2 + X_o^2(\omega)$ throughout the frequency of interest. Since $g_{m1} X_o(\omega) << R_o^2 + X_o^2(\omega)$, the real part in the denominator will remain relatively constant within the 3.1–10.6-GHz UWB band.

Some observations can be made based on the foregoing derivations: The transconductance of the MOS transistor in common-gate configuration should be set slightly greater than 20 mS for better matching due to the effect of the MOS transistor’s finite output resistance $R_o$. The imperfect matching of the common-gate stage throughout the band arises from the frequency dependent $X_S(\omega)$ that dominates the imaginary part in the denominator, i.e., the impedance of the LC tank formed by $L_o$ and $C_{gs}$. To get a good matching over the wide band, $L_o$ and $C_{gs}$ should be selected such that they resonate at the center of the 3.1–10.6 GHz, leaving only a 50-$\Omega$ real input impedance.

Simulations show that best input matching is achieved over the 7500-MHz bandwidth with a MOS transistor with an aspect ratio of 120 $\mu$m/0.18 $\mu$m and $L_o$ of 7.46 nH. As shown in Fig. 5, the best input matching is achieved while $g_{m1}$ is 21.8 mS and input matching degrades with the further increase of $g_{m1}$.
highest $g_{m1}$ that keeps S11 below $-10$ dB over the entire UWB bandwidth is 32 mS.

B. Gain Analysis and Variable Gain Mechanism

In order to effectively amplify the low PSD UWB signal at the receiver, a relatively high gain is desired for the LNA. For example, the LNA proposed in [11] provides a gain of 15 dB over the UWB bandwidth, and even higher gain is targeted in the design stage so as to compensate for the possible implementation loss due to process variations. Meanwhile, as the development of the other blocks in the UWB receiver front-end is still on the way, a variable gain mechanism is desired in the LNA so that it can be incorporated into different UWB receivers with different link budgets without significant modifications.

In general, a resistor is employed as the load of a wide-band amplifier with a series inductor. This combination boosts the load impedance at high frequency. However, such a load is not applicable for a common-gate LNA because the resistor substantially degrades the noise performance of the circuit. Thus, a single inductor serves as the load for our design. It resonates with the total capacitance at the output of the common-gate stage, but limits the bandwidth of the amplifier. A new technique is introduced here to broaden the bandwidth while enhancing the gain of the amplifier. Two common-source stages with inductive loads are added after the common-gate stage to increase the gain of the amplifier. The three inductive loads are selected so that they resonate with the total capacitance at the output node of each stage at three different frequencies within the 3.1- to 10.6-GHz band. Consequently, with proper tuning of the three frequency points, the bandwidth and the gain of the amplifier are both enhanced.

Fig. 5 illustrates the proposed bandwidth and the gain enhancement technique, and shows the simulation result for the power gain. The graph indicates that a relatively high while flat gain of 15.4–18.7 dB is achieved on the 3.1- to 10.6-GHz UWB band justifying our enhancement technique. However, more have to be done to compensate for the implementation losses. As can be found in many wide-band amplifier design works, the measured gain is less than the simulated gain, which is probably due to the EM radiation loss and the substrate loss of the silicon process. Furthermore, such loss increases with frequency. Therefore, the loss at the high-end of the frequency band is assumed to be 3 dB higher than that at the low-end around the nominal gain of 15 dB, and this assumption is verified in Section V by the post-layout simulation, in which the substrate loss has been taken into consideration.

C. Noise Analysis and Optimization

Extra attention should be given to the noise characteristics of the proposed LNA as it employs a common-gate stage to achieve wide-band input matching, which is generally noisier than the narrow-band matching techniques such as inductive source degeneration. In order to optimize the noise performance, the MOS transistor noise model with the induced gate noise is employed for the analysis (see Fig. 7) [28]. In Fig. 7, $\overline{I}_{n,d}$ is the PSD of the channel thermal noise which is given as

$$\frac{\overline{I}_{n,d}^2}{\Delta f} = 4kT\gamma g_{d0}$$

where $k$ is the Boltzmann constant, $T$ is the absolute temperature in Kelvin, $g_{d0}$ is the zero-bias drain conductance, and $\Delta f$ is the bandwidth over which the noise figure is measured [27]–[29]. The PSD of the induced gate noise is given by

$$\frac{\overline{I}_{n,g}^2}{\Delta f} = 4kT\delta g_{g}$$

where $\delta$ is the coefficient of the induced gate noise and $g_{g}$ is the equivalent shunt gate conductance, which is given by $g_{g} = \ldots$
Fig. 8. Noise calculation of the common-gate stage cascaded by a common-source stage. (a) Basic schematic. (b) Equivalent small-signal circuit.

\[ \omega^2 C_{gs}^2 / 2 g_{d1} \beta(\delta) \] Typically, \( \delta = 4/3 \) for long-channel devices, and it increases in short-channel devices [27]–[29]. The induced gate noise is partially correlated with the channel thermal noise, with a correlation coefficient \( c \), given by

\[ c = \frac{\gamma g_{d2}}{\sqrt{2 g_d}} \] (10)

Theoretically, \( c = -0.395 j \) for long-channel devices with the noise current direction defined in Fig. 7, and its magnitude decreases as the channel gets shorter [27]. Thus, the induced gate noise can be divided into two parts as shown in Fig. 7: The first part is fully correlated with the channel thermal noise with a PSD given by \( \frac{\gamma g_{d2}^2}{2g_d} \) and the second part is fully uncorrelated with the channel thermal noise with a PSD given by \( \frac{\gamma g_{d1}^2}{2g_d} \). Due to the low gain of the common-gate stage, the noise contribution of the subsequent stages cannot be simply neglected. We perform the noise figure calculation at the output of the second common-source stage so as to get a more accurate approximation of the noise performance of the whole amplifier. Based on the schematic of the circuit for noise analysis and its small-signal equivalent circuit given in Fig. 8, the output noise PSD contributed by the source resistor is given as

\[ S_{n,R_s} = \frac{4k T \alpha g_m^2 g_{m2} Z_0(\omega)^2}{(1 + g_m R_s)^2 + R_s^2 [Z_0(\omega)]^2} \cdot S_{n,R_s} \] (11)

The noise contributed by the part of the induced gate noise in \( M_1 \) that is fully uncorrelated with the drain noise is given by

\[ S_{n,g,u,1} = \frac{4k T \alpha g_m^2 g_{m2} Z_0(\omega)^2}{(1 + g_m R_s)^2 + R_s^2 [Z_0(\omega)]^2} \cdot S_{n,R_s} \] (12)

The output noise PSD due to the two noise sources in \( M_1 \) is then given by

\[ S_{n,g,d,e,1} = \left[ \frac{\gamma}{\alpha R_s g_{m1}} \left( 1 + \frac{R_s^2}{|Z_0(\omega)|^2} \right) \right] + \frac{\gamma}{5 g_m 1} \cdot \frac{2 \cdot |Z_0(\omega)|^2}{f g_m 1 Z_0(\omega)} \cdot S_{n,R_s} \] (13)

where the first term is contributed by the channel thermal noise of \( M_1 \), the second term by the correlated part of the induced gate noise, and the last term arises from the correlation of these two noise sources. Similarly, the noise contributions by \( M_2 \) are given in (14) and (15), respectively

\[ S_{n,g,d,e,2} = \left\{ \frac{\alpha \cdot \delta (1 - |c|^2)}{5 g_m 1} \cdot \left( \frac{1}{g_m 1} + R_s \right)^2 + \frac{R_s^2}{5 g_m 1 [Z_0(\omega)]^2} \right\} \cdot S_{n,R_s} \] (14)

\[ S_{n,g,d,e,2} = \frac{4k T \alpha g_m 2}{5 g_m 2} \cdot \left( \frac{1}{g_m 2} + R_s \right)^2 + \frac{R_s^2}{5 g_m 2 [Z_0(\omega)]^2} \cdot S_{n,R_s} \] (15)

The noise factor of the common-gate input stage cascaded by a common-source stage can now be derived from (11)–(15). Following the definition in [17], the noise factor is derived as

\[ F = 1 + \frac{S_{n,g,u,1} + S_{n,g,d,e,1} + S_{n,g,u,2} + S_{n,g,d,e,2}}{S_{n,R_s}} \]

\[ F_1 = \frac{S_{n,g,u,1}}{S_{n,R_s}} + \frac{S_{n,g,d,e,1}}{S_{n,R_s}} \] (16)

where \( F_1 \) is the noise factor of the single common-gate stage, excluding the effect of the noise contributed by the common-source stage which is given by the later two terms. The expression of \( F_1 \) is given as

\[ F_1 = 1 + \frac{\alpha \delta (1 - |c|^2) \cdot \omega^2 C_{gs1}^2 R_s}{5 g_m 1} \] + \( \frac{\gamma}{\alpha R_s g_{m1}} \left( 1 + \frac{R_s^2}{|Z_0(\omega)|^2} \right) \) \] + \( \frac{\gamma}{5 g_m 1} \cdot \frac{2 \cdot |Z_0(\omega)|^2}{f g_m 1 Z_0(\omega)} \) \cdot S_{n,R_s} \] (17)
In (17), it can be observed that two approaches are available to suppress the noise figure.

1) \( L_s \) and \( C_{gss} \) can be selected such that they resonate around the center of the 3.1- to 10.6-GHz band ensuring a maximum \( |Z_o(\omega)| \) at that frequency point and maximize the average \( |Z_o(\omega)| \) value over the whole 7500-MHz bandwidth. Fortunately, this coincides with the requirement on \( L_s \) and \( C_{gss} \) for better matching as discussed above.

2) As \( g_{m1} \) appears in the denominators of all noise components, we can increase it to reduce the overall noise. However, the input matching degrades as \( g_{m1} \) increases (see Fig. 5). Nevertheless, S11 is still below –10 dB as we increase \( g_{m1} \) to our tradeoff value of 32 mS. Similarly, in (16), to minimize the noise contribution of the common-source stage, \( g_{m2} \) and \( \omega_T2 \) can be increased to minimize the noise contribution from the second stage. We should note that since the noise is mostly dependent on the first stage, this modification may not be that effective.

The choice of load inductor \( L_L \) and the transistor aspect ratios are also important. It is obvious in (17) that a smaller \( C_{gss} \) will result in a lower noise figure. On the other hand, scaling down the width of \( M1 \) means more current is consumed to maintain the same \( g_{m1} \). Therefore, the \( M1 \) width should be chosen as large as possible within the tolerable noise performance. \( Z_o(\omega) \) in (16) is determined by the common-gate stage load inductance \( L_L \) and the total capacitance at the drain of \( M1 \), i.e., \( C_{gss}+C_{gs1} \). An \( L_L \) value is employed such that \( L_L \) and \( C_{gs}+C_{gs1} \) resonate around the center of the band to avoid the boosting of noise figure at the marginal band where \( |Z_o(\omega)| \) decreases greatly. The choice of \( L_L \) will yield a better noise performance around the center of the band when compared to the performance at both ends of the band (3.1 or 10.6 GHz) as the gain of the first stage reaches its minimum at those two frequencies and the noise contribution of the following stages becomes significant.

A low-\( Q \) inductor load is preferred because it reduces the overall noise as the average noise figure decreases with a slight increase in the minimum achievable value. Furthermore, accommodating the design in a CMOS technology with low-\( Q \) inductors is easier. The employment of a high-\( Q \) inductor as the load of the common-gate stage would result in a better minimum-achievable noise figure at the center of the band, but it would generate significant ripples in the gain curve.

Preliminary simulations show that the noise figure is kept below 4 dB over the entire bandwidth with an average noise figure of only 3 dB, which is acceptable for UWB applications. It is expected that the noise figure will increase in the post-layout simulation due to the parasitic effects. Nevertheless, the principles discussed in this section still apply to the optimization of the CMOS UWB LNA noise performance.

IV. CIRCUIT DESIGN

The design of the proposed CMOS UWB LNA is based on the Chartered Semiconductor Manufacturing (CHRT) 0.18-\( \mu \)m 1.8-V standard RFCMOS technology. For high frequency performance and minimum parasitic capacitances, a minimum channel length of 0.18 \( \mu \)m is chosen for all the transistors employed in the proposed circuit. The schematic of the proposed CMOS UWB LNA including the output buffer and the biasing circuit is shown in Fig. 9.

For the maximum transconductance of 32 mS (dictated by the matching criteria) with a given biasing current, the \( M1 \) width is set to be 120 \( \mu \)m, with the source inductor chosen as 7.46 nH. A large capacitor of 10 pF is connected between the \( M1 \) gate and the ground terminal to ensure a good AC grounding and to bypass the noise contributed by the biasing circuit.

Selection of \( M2 \) width is critical due to the restriction that an inductor must be available in the component library provided by the CHRT PDK to resonate with \( C_{gs1}+C_{gs2} \) around the center of the frequency band. Iterative simulations indicate that for the best noise performance; \( L1 \) is chosen to be 2.39 nH while the \( M2 \) width is 120 \( \mu \)m. It is worth mentioning that although \( M1 \) and \( M2 \) possess the same aspect ratios and the value of \( L1 \) is much smaller than that of \( L_s \), the resonant frequency of the \( LC \) tank formed by \( L_s \) with \( C_{gs1} \) and \( L1 \) with \( C_{gs2}+C_{gs1} \) are expected to be both around the center of the frequency band. This is due to the existence of \( C_{gs1} \) and the parasitic capacitance introduced by the coupling capacitor \( C_L \).

A cascode transistor is added for both of the two common-source stages to mitigate the Miller effect that would introduce additional problems in the selection of the peaking frequency. Furthermore, the cascode structure improves the reverse isolation and gain of the amplifier without additional power consumption.

A source-follower has been added as an output buffer for testing purposes. The output impedance is given as

\[
Z_{out}(\omega) = \frac{1 + j\omega Z_o(\omega) C_{gs2}}{g_{m6} + j\omega C_{gs2}} \frac{mS}{\omega}/r_{\theta7}/ \approx 1 + j\omega Z_o(\omega) C_{gs2} \frac{mS}{g_{m6} + j\omega C_{gs2}}
\]

(18)
where $Z_3(\omega)$ is the impedance of the LC tank formed by $L_3$ with $C_{gpd} + C_{gpe}$. To avoid the degradation of in-band output matching, a small inductance value of 1.43 nH is selected for $L_3$, achieving the highest peak. Meanwhile, a smaller $C_{gpd}$ is desired to minimize the degradation as can be observed in (18), thus the width of the source follower transistor, $M_6$, is set to be only 30 $\mu$m.

With the selection of the frequency of the two peaks for input and output matching as well as noise consideration, the peak generated by $L_2$ with $C_{gpd} + C_{gpe}$ is determined to be at the lowest frequency of the three. The width of $M_4$ and the inductance of $L_2$ are found to be 120 $\mu$m and 5.30 nH, respectively for best gain flatness. The $Q$-factor of the inductors in modern CMOS technology generally vary significantly with frequency, thus a feedback resistor is introduced between the drain of $M_4$ and $M_5$, to damp the $Q$-factor of $L_2$ for better gain flatness.

The circuit is biased by means of current mirrors. To minimize the power consumption, the common-gate stage shares the same current mirror that biases the source-follower, while the two cascode stages shares another. The resistors $R_3, R_4, R_5$ are added for signal choking, while $R_6$ ensures good reverse isolation by forming a low pass filter with $C_g$. By adjusting the resistance of $R_2$, we can determine the biasing current and the transconductance of both cascode stages to adjust the overall gain of the LNA.

V. PERFORMANCE SUMMARY

The circuit simulations of the proposed design are performed in Cadence SpectreRF. The layout has been drawn and the parasitic effects have been extracted and taken into account in the post-layout simulations. Optimization has been performed in the post-layout simulation and the performance of the proposed CMOS UWB LNA is summarized in this section.

Fig. 10 shows the input reflection coefficient in both pre-layout and post-layout simulations. $S_{11}$ is set below $-10$ dB in the pre-layout simulation while 1-dB degradation is observed in the post-layout simulation. This is mainly due to the parasitic capacitance of the input pad, which directly adds to $C_{gs1}$ and decreases the resonant frequency of the input LC tank. Nevertheless, $S_{11}$ is below $-9$ dB over the entire 7500-MHz bandwidth, indicating an acceptable input matching.

In Fig. 11, the gain curves in both pre-layout and post-layout simulations are shown. The gain in pre-layout simulation is adjusted to increase with frequency slightly, as discussed previously. The resulting power gain in the post-layout simulation exhibits good flatness, justifying our “pre-compensation” technique. The proposed LNA provides 16.7 $\pm$ 0.8 dB of gain over 3.1–10.6 GHz with a power consumption of 33.2 mW. By varying the resistance of $R_2$, the transconductance of the two cascode stages are both changed effectively to tune the overall gain of the LNA without significantly influencing the other parameters. This feature simplifies the modification of the design when a specific gain value is required for the LNA. Table II gives a set of the gain and power consumption of the proposed LNA corresponding to different values of $R_2$.

The noise performance of the proposed design is shown in Fig. 12. The noise figures in pre-layout simulation and in the two gain modes of post-layout simulation are compared. The noise figure in the pre-layout simulation is kept below 4.5 dB over the entire band with the gain given in Fig. 11 curve (a). The noise figure is below 5.7 dB with an average value of 4.1 dB in post-layout simulation where the gain is set to 16.7 dB. When the gain drops to 10.8 dB, the noise figure fluctuates by approximately 0.3 dB at the low frequency end and by 1.2 dB at the high frequency end of the band. Thus,
variable gain is achieved without a substantial degradation in the noise performance.

The remaining S-parameters of the proposed UWB LNA design are shown in Fig. 13. Output matching S22 is better than -13 dB and the reverse isolation S12 is higher than 70 dB in the post-layout simulation. For a wide-band application, a constant group-delay is desired to minimize the phase distortion. However, the requirement is not that stringent for an UWB system. As shown in Fig. 14, the group-delay of the proposed design is not constant due to the employment of LC peaking, but the 122 ± 45 ps group-delay of this design is still comparable to that of the recently reported UWB LNA designs [21], [30]. The post-layout simulation result of input-referred 1-dB compression point is shown in Fig. 15. The linearity of the proposed UWB LNA is not as good as many reported narrow-band designs; however, it is sufficient to ensure that the received UWB signal does not suffer from significant gain compression at the LNA stage due to the very low PSD of the signal. In Fig. 16, the layout design of the proposed CMOS UWB LNA is shown. The die size is 0.50 mm$^2$ (0.74 mm × 0.67 mm), including the pads and the guard ring.

Table III summarizes the performance of the proposed CMOS UWB LNA and makes a comparison of the circuit with the recently reported designs. All the wide-band LNA works compared here are based on the conventional transistor-amplifier architecture.
TABLE III

<table>
<thead>
<tr>
<th>Bandwidth [GHz]</th>
<th>[19]</th>
<th>[24]</th>
<th>[29]</th>
<th>[30]</th>
<th>This Work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Gain [dB]</td>
<td>7.4-10.4</td>
<td>6.8-9.8</td>
<td>16.4-17.0</td>
<td>15.5-16.5</td>
<td>15.9-17.5</td>
</tr>
<tr>
<td>Noise Figure [dB]</td>
<td>4.2-9.0</td>
<td>2.3-3.9</td>
<td>3.9-4.3</td>
<td>4.7-5.7</td>
<td>3.1-5.7</td>
</tr>
<tr>
<td>Output Match [dB]</td>
<td>&lt;8</td>
<td>&lt;-11</td>
<td>-</td>
<td>&lt;-15</td>
<td>&lt;-13</td>
</tr>
<tr>
<td>Supply Voltage [V]</td>
<td>1.8</td>
<td>1.8</td>
<td>1.8</td>
<td>2</td>
<td>1.8</td>
</tr>
<tr>
<td>Power Consumption [mW]</td>
<td>18</td>
<td>162</td>
<td>21</td>
<td>38</td>
<td>33.2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Technology</th>
<th>0.18um</th>
<th>0.18um</th>
<th>0.18um</th>
<th>0.13um</th>
<th>0.18um</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*The power consumption includes the output buffer.

VI. CONCLUSION

This paper demonstrates the design of an UWB LNA based on a standard RFCMOS technology. Acceptable input matching and noise performance are achieved after investigating the tradeoffs between the input impedance of the common-gate stage and its noise performance. By employing the LC peaking and pre-compensation techniques, flat gain is achieved over the 7500-MHz UWB spectrum. It is worth mentioning that this technique is especially suitable to realize wide-band designs in CMOS technology since it obviates the need for high-Q spiral inductors. The proposed fully integrated CMOS UWB LNA will be another step towards the implementation of the single-chip UWB transceivers.

REFERENCES


Yang Lu was born in Jiaxing, China, in 1980. He received the B.Eng. degree in electronic engineering from the Department of Electrical and Electronic Engineering, Shanghai Jiao Tong University (SJTU), Shanghai, China, in 2003. He is currently working toward the Ph.D. degree at Nanyang Technological University, Singapore.

His primary research interest includes design and implementation of radio frequency integrated circuits based on CMOS and BiCMOS technologies.

Kiut Seng Yeo received the B.E. degree in electronics (with honors) and Ph.D. degree in electrical engineering from the Nanyang Technological University (NTU), Singapore, in 1993 and 1996, respectively.

In 1996, he joined the School of Electrical and Electronic Engineering, NTU, as a Lecturer, and became an Assistant Professor in 1999 and an Associate Professor in 2002. Since 2005, he has been the Head of the Division of Circuits and Systems, School of Electrical and Electronic Engineering, NTU. He provides consulting to statutory boards and multinational corporations in the areas of semiconductor devices and electronic circuit design. He has been extensively involved in the modeling and fabrication of small MOS/bipolar integrated technologies over the last ten years. His research interests also include the design of new circuits and systems (based on scaled technologies) for low-voltage low-power applications, radio frequency integrated circuit (RFIC) design, IC design of BiCMOS/CMOS multiple-valued logic circuits, domino logic, and memories, and device characterization of deep submicrometer MOSFETs.

Alper Cabuk was born in Istanbul, Turkey, in 1977. He received the B.Sc. degree in electrical engineering from the Middle East Technical University (METU), Ankara, Turkey, in 1999, and the Master of Engineering degree in electrical and electronic engineering from Nanyang Technological University (NTU), Singapore, in 2002. He is currently working toward the Ph.D. degree at NTU.

He was with the Information Technologies Institute (Bilten), Ankara, Turkey, from 1998 to 1999, where he was a part-time engineer working on the design of the transmitter block of a synchronous transceiver chip, and a voltage-controlled oscillator for the wireless communication needs of the Turkish Armed Forces. Currently, he is a Research Associate at NTU. His research interests include clock and data recovery circuits, and low-voltage low-power wireless transceivers in CMOS.

Jianguo Ma (M’96–SM’97) received the B.Sc. and M.Sc. degrees (with honors) from the Lanzhou University of China, Lanzhou, China, in 1982 and 1988, respectively, and the Doctoral degree in engineering from the Gerhard-Mercator University, Duisburg, Germany, in 1996.

From 1996 to 1997, he was with the Technical University of Nova Scotia, Halifax, NS, Canada. From 1997 to 2005, he was an Associate Professor and the Director of the Center for Integrated Circuits and Systems with Nanyang Technological University (NTU), Singapore. He is currently a Professor with the Electronic Science and Technology University, Chengdu, China. He has authored or coauthored over 130 technical papers and two books. He holds six patents in CMOS radio frequency integrated circuits (RFICs). His research interests are RFIC designs for wireless applications, RF characterization and modeling of semiconductor devices, RF interconnects and packaging, system-on-a-chip (SoC) applications, and electromagnetic compatibility/interference (EMC/EMI) in RFICs.

Manh Anh Do (M’04–SM’05) received the B.Eng. degree in electronics (with honors) and Ph.D. degree in electrical engineering from the University of Canterbury, Christchurch, New Zealand, in 1972 and 1977, respectively.

From 1977 to 1989, he was a Research and Design Engineer and Production Manager with Radio Engineering Ltd., a Research Scientist with the Fisheries Research Centre, and a Senior Lecturer with the National University of Singapore. In 1989, he joined the School of Electrical and Electronic Engineering, Nanyang Technological University (NTU), Singapore, as a Senior Lecturer, and became an Associate Professor in 1996 and a Professor in 2001. Currently, he is the Director of Centre for Integrated Circuits and Systems at NTU. He has been a Consultant for numerous projects in the Singapore electronic industry, and was the Principal Consultant for the design, testing, and implementation of the S$200 million Electronic Road Pricing (ERP) island-wide project in Singapore from 1990 to 2001. His current research interests are digital and mobile communications, radio frequency integrated circuit (RFIC) design, mixed-signal circuits, and intelligent transport systems. He has specialized in sensor design, biomedical engineering, and signal processing. He has authored or coauthored over 170 papers in the area of electronic and communications circuits and systems.

Prof. Do is a Fellow of IEE, a Chartered Engineer (U.K.), and a Professional Engineer (Singapore). Since April 2005, he has been an Associate Editor of IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES.

Zhenghao Lu received the B.Sc. degree in microelectronics from Fudan University, Shanghai, China, in 2001. He joined the Center for Integrated Circuits and Systems, Nanyang Technological University, Singapore, in 2003, where he is currently working toward the Ph.D. degree.

Mr. Lu was with Intel Technology (China) Ltd. during 2001 and 2002. Since 2005, he has been with ARFIC, Singapore, where he is a Design Engineer.