SPEAR: A Hybrid Model for Speculative Pre-Execution

Won W. Ro and Jean-Luc Gaudiot†

Department of Electrical Engineering
University of Southern California
wro@usc.edu

†Department of Electrical Engineering
and Computer Science
University of California, Irvine
gaudiot@uci.edu

Abstract
Speculative pre-execution achieves efficient data prefetching by running additional prefetching threads on spare hardware contexts. Various implementations for speculative pre-execution have been proposed, including compiler-based static approaches and hardware-based dynamic approaches.

A static approach defines the p-thread at compile time and executes it as a stand-alone running thread. Therefore, it cannot efficiently take the dynamic events into account and requires a higher fetch bandwidth. Conversely, a hardware approach is, by essence, able to dynamically use the runtime information. However, it requires more complex hardware and also lacks global program information on data and control flow.

This paper proposes SPEAR (Speculative Pre-Execution Assisted by compileR), a pre-execution model which is a hybrid of the two approaches. It relies on a post-compiler to extract the p-thread code from program binaries and uses specially designed hardware to trigger the execution of the p-thread. For this purpose, an automated software tool for p-thread identification has been developed and a modified SMT model with the specially designed front-end is proposed.

1. Introduction
Long memory access latencies notoriously constrain the performance of modern microprocessors. Consequently, cache misses cause significant and unexpected pipeline stalling and waste a considerable amount of CPU cycles. This problem will continue growing as memory latency increases. For this reason, more than ever, latency hiding continues being an important design requirement, and various forms of data prefetching have been developed to counter this problem. However, traditional prefetching methods strongly rely on the predictability of memory access patterns and often fail when faced with irregular patterns. Indeed, the access regularity is diminishing in many modern applications such as multi-media processing, databases, scientific applications, etc. [11].

Speculative pre-execution has been developed to respond to the perceived need for a new prefetching method [1][6][7][12][15][17][18][19][20][23][25]; instead of predicting future accesses, this promising technique speculatively executes future cache miss instructions. To this end, the instructions which frequently cause misses (often called the delinquent loads or d-loads) and the backward slices (the set of instructions upon which the miss-causing instructions have a data dependency) are decoupled from the original code and executed separately in an additional prefetching thread [4][8]. The prefetching thread (often referred to as p-thread) must be sufficiently lightweight in order to run faster than the main program flow. Therefore, as long as the p-thread is executed early enough, timely prefetching can be achieved. Parallel execution of the p-thread and the main program is feasible in single-chip multithreaded architectures such as Simultaneous Multithreading [9] or Chip Multiprocessor [13].

As for the implementation of speculative pre-execution, prior work can be categorized into two distinct groups: compiler-based static approaches and hardware-based dynamic approaches. The first group strongly depends on a static analysis by the compiler to extract the p-threads, either from the high-level language [12][17] or at the binary level [15]. In this approach, the global program structure can be used to efficiently construct the p-threads. However, it cannot cope with dynamic events. Moreover, since the p-thread is fetched as a stand-alone running thread, forging a new thread requires some software intervention. In addition, a higher fetch bandwidth is needed to fetch multiple threads.

At the other end of the spectrum, in a dynamic approach, the p-threads are constructed at run-time with the aid of additional hardware [1][7][18]. The execution (often called triggering) of the p-thread is also dynamically launched from the instruction queue or the reorder buffer. This approach is faster and can efficiently handle dynamic events. However, it inevitably results in additional hardware complexity.

As a compromise between the two approaches, we propose here SPEAR (Speculative Pre-Execution Assisted by compileR), a new prefetching method. In our approach, the identification of the p-threads is handled by software in a static way, while triggering the p-thread is dynamically controlled by the hardware. The main contributions of our paper therefore lie in the following:
• Design of an effective interaction between the compiler-based p-thread construction and the hardware-based p-thread triggering: for this purpose, we have developed an automated tool for p-thread identification and proposed a feasible hardware design.

• Design of a front-end which is capable of efficiently delivering the p-thread: our architecture model does not require additional instruction fetches for the p-thread; the p-thread instructions are dynamically spawned from the instruction fetch queue.

Before we embark on the description of our new scheme, we will state the problem in better detail in Section 2. Our scheme is then presented in detail (hardware design in Section 3 and compiler support in Section 4). Section 5 presents the experimental results and analysis.

2. Background and design motivation

In this section, the general execution mechanism of speculative pre-execution is illustrated on an example. In addition, the various implementations for pre-execution are explained in the second part. Finally, problem definition and design motivation are included.

2.1 General working mechanism of pre-execution

Figure 1 shows a working example of speculative pre-execution with the innermost loop of Lawrence Livermore Loop 4 (Ll4). The high-level source code written in C is shown in Figure 1-(a). Figure 1-(b) shows a dynamic instruction stream of two consecutive iterations for the innermost loop. From the access profiling step, the load instruction, which is marked 1, has been identified as the cause of a large number of cache misses. Therefore, the instruction is marked as a delinquent load, which means that it becomes a choice candidate for prefetching. The corresponding operation of the delinquent load (1) consists in loading a value matching the term y[j] in the high-level language code (Figure 1-(a)). For each delinquent load, the backward slice should be chased, based on the data dependencies. The backward slice consists of all the previous instructions upon which the delinquent load has a data dependency. In the example of Figure 1-(b), the shaded instructions correspond to the backward slice of the delinquent load. Indeed, the backward slice computes the access address for load y[j]. At this point, the p-thread can finally be constructed; it consists of the delinquent load and its backward slice (Figure 1-(c)).

The p-thread runs on an additional hardware context and only updates the data cache without changing the semantic state of the main program. The p-thread is lightweight and thus able to run faster than the main program flow. Indeed, the size of the p-thread and the starting point of the p-thread (triggering point) are very important for the effectiveness of prefetching. However, the dynamic behavior of a superscalar architecture is very hard to predict. For that reason, all previous related research projects have heuristically defined the triggering point. A more quantitative analysis of the trigger point might improve the performance of the speculative prefetching [21]. In our example in Figure 1, the instruction labeled 2 is assumed to be a triggering point (note that this example is provided as an illustration of the working mechanism). Finally, the triggered p-thread runs on another hardware context so that timely prefetching can be achieved.

Figure 1: Speculative pre-execution example

2.2 Various implementations of pre-execution

In the previous section, the execution of the p-thread has been shown from the point of view of the assembly code. However, the actual implementation of pre-execution could be achieved at any level of the compiling procedure or even at run-time by hardware. Indeed, various forms of the pre-execution model have been proposed in prior work: Figure 2 describes three categories of implementation of the pre-execution model. Figure 2-(a) shows the pre-execution model which works directly from the high-level language. The source-to-source compiler identifies the p-thread and produces another high-level code (either attached to or annotated in the original source code [17] or as a stand-alone piece of code [12]). In this approach, a delinquent load is identified by the specific line number in which it appears and the variable which is the subject of the load. Therefore, the backward slicing is achieved by following the data dependencies between the
variables. Indeed, the analysis on the high-level code is quite beneficial since the program information can be used. However, this method usually results in a large amount of p-thread code compared to the other two approaches. Also, various operational latencies at execution time cannot be determined in the high-level source code.

Figure 2-(b) shows the assembly or binary level implementation [6][15][20][25]; the delinquent loads are defined at the instruction level, and the backward slice is chased according to the register dependencies. In this approach, the execution time of the p-threads can be predicted by examining the assembly code. Therefore, the triggering point of a p-thread can be decided according to the predicted execution time of the p-thread. In addition, global program structures can be used to define triggering points, the range of the p-threads and the parallelization of the p-threads. In this approach, the p-thread generated is also assembly or binary code and works as a separate procedure or stream of instructions. Liao et al. [15] verified the feasibility of this approach by designing an automated binary-tool.

Figure 2: Various implementations for pre-execution

The diagram in Figure 2-(c) shows the dynamic approach which inherently depends on additional logic to identify and extract the p-threads at runtime [1][7][18]. The hardware logic derives the dependency graph from the instructions, based on the register dependencies. This can be achieved either at the level of the instruction fetch queue [1] or after the commit stage [7][18]. The triggering of the p-thread is also supported by special hardware. Obviously, this hardware-based p-thread approach imposes additional hardware overhead.

2.3 Problem definition and design motivation

Let us now turn our attention to the potential problems which can be caused by using a strictly static or a strictly dynamic approach. Indeed, it is these problems which have motivated us to develop a hybrid model for pre-execution.

The limits of a static approach. The two approaches illustrated in Figure 2-(a) and (b) construct the p-thread based on a static analysis. Of course, such a software approach cannot use run-time information which in turn causes several significant problems. First of all, a purely static method for program slicing yields a large amount of p-thread code [15]. In fact, this is a serious weakness since the p-thread should be lightweight so as to run faster than the main program. Also, the p-thread constructed in a static way cannot distinguish between the multiple dynamic instances of a static instruction. This may cause performance degradation because not every instance of a p-thread instruction produces cache misses. Third, triggering the execution of a p-thread requires additional overhead. The triggering operation is achieved with the help of multithreaded hardware and spawning procedures. This means that some software intervention is required to find a free context in SMT architecture, to assign the context to the p-thread, and to copy the live-in values from the main thread to the p-thread. Finally, it requires additional fetch bandwidth to fetch the p-thread instructions.

The limits of a dynamic approach. Essentially, a dynamic approach performs three functions with hardware structures: (1) identification and marking of p-thread instructions within the instruction stream of the application, (2) extraction of the marked p-thread instructions, and (3) triggering of pre-execution using the p-thread instructions. Indeed, the first disadvantage of the hardware approach is the complexity caused by the additional hardware. Also, since the prefetching thread is constructed by using an instruction window of a fixed size, the prefetching range is limited. Finally, the control-flow of the p-thread is decided by the main program flow. Therefore, when the d-load is located in a basic block which is not taken, timely prefetching cannot be achieved.

Design considerations. When compared to existing dynamic approaches, our SPEAR model will be a technique which retains the instruction queue architecture for the purpose of extracting p-thread instructions as well as triggering the execution of the instructions. However, it performs the p-thread instruction identification by software, at compile time. Our design is motivated by the desire to take advantage of the benefits of each approach by developing:

- A hybrid model of speculative pre-execution: the p-thread is identified at compile time (static p-thread construction), but it is marked, extracted, and executed in hardware.
- Static p-thread identification with dynamic information: although the p-thread is constructed by static analysis, the run-time information from profiling is used.

3. Architectural support for SPEAR

SPEAR is a hybrid model for pre-execution which means that both hardware design and compiler support are crucial to achieve efficient p-thread execution. Detailed hardware description of the SPEAR is presented in this section and the compiler support will be explained immediately after.

A distinctive feature of our architecture is that the code which corresponds to the pre-execution is a strict subset of the main program code and is not stored in duplicate memory locations. Instead, those instructions that also belong to the p-threads are simply marked with appropriate “p-thread indicators” during the pre-decoding stage. When a p-thread is triggered, the instructions marked as belonging to the p-thread are extracted from the Instruction Fetch Queue (IFQ).
3.1 Hardware description

The structure of the SPEAR hardware is depicted in Figure 3. The baseline architecture is an SMT model since this will enable the support of the simultaneous execution of the main thread and of the p-thread. To facilitate the detection of the p-threads, their extraction, and their execution, several hardware structures need to be added on top of the basic SMT model.

The other important functions of the IFQ are to extract the p-thread instructions and to send them to the decoder. The extracting and sending operations are controlled by the p-thread extractor (PE). The PE is activated when the execution of the p-thread has been triggered. This operation is described in the following subsection.

3.2 Triggering of the prefetching thread

The execution of a p-thread is initiated when a d-load has been detected by the PD inside the pre-decoding stage. However, in order to guarantee a sufficient prefetching distance, the number of instructions inside the IFQ should be more than a predetermined number. In our experiments, we empirically used half of the IFQ size for this number. When the above two conditions are satisfied, the pre-decoding logic switches the machine state to the pre-execution mode. This means that the p-thread extractor (PE) becomes active and begins extracting instructions for pre-execution and delivering them to the decoder.

Although an instruction has been detected as a p-thread instruction during the pre-decoding stage, it is dormant in the IFQ until the pre-execution mode is entered. At this point, the triggering logic is activated and waits until all instructions which are already decoded have been committed. This guarantees that a deterministic state has been reached before the live-in values can be copied. After that, the live-in values are copied from the main thread. In our simulations, we assumed that each copy operation would take one clock cycle. Finally, the execution of the p-thread can be started.

Our IFQ is implemented as a circular FIFO and operates as a conventional FIFO buffer when it is in the normal state. During the pre-execution mode, the PE becomes active and scans each entry starting with the head of the IFQ in order to extract the p-thread instructions. Whenever the PE meets an instruction whose p-thread indicator is “on,” it extracts the instruction and sends it to the decoder. In fact, it only copies the instruction to the input field of the decoder and leaves the instruction in the IFQ for the main thread to execute. This is because, although the instruction has been selected and delivered to the decoding logic as a p-thread instruction, it also needs to be executed as part of the main thread as well. Therefore, each p-thread instruction needs to remain in the IFQ after being sent to the decoder as part of the p-thread. However, to prevent multiple executions of the p-thread instructions, the PE must set the p-thread indicator of the instruction to “off” immediately after reading it.

The number of p-thread instructions which can be extracted in a single cycle can be as high as half of the issue bandwidth. This strategy is designed so as not to overly penalize the main thread instructions. In our simulation, the issue bandwidth is assumed to be eight instructions; therefore, the PE can extract as many as four p-thread instructions in a single cycle.
single cycle. The remaining bandwidth is used to decode the instructions for the main thread. To point to the instruction which the PE starts to scan at the next cycle, the IFQ needs one more pointer: the “p-thread head” which points to the next instruction of the p-thread which was just extracted. At the next cycle, the PE starts to scan each entry of the IFQ starting from the p-thread head.

When the d-load which initiated the pre-execution mode has been extracted and sent to the decoder, the extraction operation of the PE can terminate. For this purpose, the PE remembers the IFQ entry of the d-load which initiated the pre-execution mode. When the IFQ entry for an extracted instruction is matched to a d-load entry, the PE terminates the operations and becomes inactive.

### 3.3 Support for multithreaded execution

The p-thread is executed as a thread running concurrently with the main program thread. To support this, the processor should operate under a multithreaded configuration in the pre-execution mode. Every operation of an instruction is tagged with a dedicated thread id. In our model, 0 is assigned to the main program thread as a thread id, while 1 is assigned to the p-thread.

After the pre-decoding stage, the decoder performs the instruction decoding, detects the register dependencies, and renames the registers. After that, it assigns the instructions to the corresponding reorder buffer based on the thread id. The reorder buffer of our simulation is based on the Register Update Unit (RUU) which actually functions as scheduling logic for instruction execution. It also performs as the physical registers and the reorder buffer.

Basically, any ready instruction can be issued if the appropriate functional unit is ready for that instruction. However, since the p-thread needs to run faster than the main thread, the p-thread instructions are given scheduling priority. This means that the instructions from the p-thread are selected for execution first. If the number of ready instructions for the p-thread is less than the issue bandwidth, the remaining bandwidth can be given to the main thread.

During the execution stage, the functional units are shared between the threads. Actually, most other operations in the remaining pipeline stages are quite similar to existing SMT architectures [9]. Since the goal of the p-thread execution is to pre-execute the d-load, after the d-load is retired from the reorder buffer at the commit stage, the pre-execution mode is finished and the processor returns to the normal mode.

### 4. Description of the SPEAR compiler

An automated software tool has been developed to produce the SPEAR binary. It uses the global program graph along with the dynamic information to identify the p-thread.

#### 4.1 Overview of the SPEAR compiler

Our SPEAR compiler has two distinct properties: it uses the dynamic information from the profiling and applies a region-based p-thread selection. Before we can bring a detailed description of each property, the overall compiling procedure is described in Figure 4.

The input to the p-thread construction tool is the SimpleScalar binary named PISA (Portable Instruction Set Architecture) [2]; the binary is produced by SimpleScalar targeting gcc-2.6.3. The output produced after all compilation steps is the SPEAR executable binary. Inside the tool, four individual modules are implemented. At the beginning, the binary is sent to the control flow graph (CFG) drawing tool (\(\text{①}\)) and the profiling tool (\(\text{②}\)). The first one is developed to create the control-flow graph and identify the loop-region. The second one is designed to collect run-time information through profiling; we intentionally used different input data sets for profiling and benchmark simulation.

![Figure 4: The operations of the SPEAR compiler](image)

After the two modules, the program slicing module (\(\text{③}\)) collects the information obtained in the previous two modules and constructs a p-thread using a hybrid slicing method [10]. Indeed, the slicing module performs the core operation, which constructs a p-thread (details will be given in the next subsection). The last module is the attaching tool (\(\text{④}\)) which attaches the p-thread information to the SPEAR binary. The p-thread information will be loaded into the PT at program execution time. The four modules are developed from the SimpleScalar-3.0 tool-set [2].

#### 4.2 Static p-thread construction with dynamic information

The program slicing tool (\(\text{③}\)) obtains the program structure information and dynamic information from the previous two modules (\(\text{①}\) and \(\text{②}\), respectively). Primarily, our slicing method is applied to the static program structure with the control-flow graph which is drawn by the CFG drawing tool. In the slicing tool, each static instruction has its own data structure. In addition, the data structures for basic blocks are defined and pointed to by the corresponding instructions. The control-flow is defined by identifying the target address of each conditional/unconditional jump instruction. The procedures are also defined by identifying jump instructions to the function calls.

On the other hand, the profiling tool derives the graph of data-flow among instructions. The dynamic instances of instructions are analyzed and dependencies are examined by the source/destination-register name. Furthermore, the access addresses of each store and load instructions are analyzed to find the memory address dependencies. The other important...
task of the profiling tool is to identify delinquent loads. For this purpose, the profiling tool counts the number of cache misses for each static load instruction. When the number of cache misses is higher than some predetermined value, the p-thread construction-phase is initiated. It is achieved by the backward chasing through the data-dependency graph.

Control-flow detection for the p-thread. Our backward slice chasing is performed along the dynamic dependencies among instructions: the profiling tool delivers the data-dependencies at the moment when the frequent cache misses happen. Therefore, the backward chasing only follows through the control-flow which truly affects the cache miss instructions. For example, the static backward slicing for the delinquent load in block B4 (in Figure 5-(a)) results in the backward slices I (in B1, B3) and II (in B2). However, the result from the profiling tool indicates that the majority of cache misses happens when the program runs via B3. This suggests that the p-thread does not need to include backward slice II. The same observation is made in Figure 5-(b). The outer loop execution causes more cache misses at the load in B2 than during the execution of the inner loop. Therefore, the backward slice I (in B1 and B4) is a better candidate for inclusion in the p-thread than the backward slice II (in B3).

Region-based prefetching range. In addition to using dynamic information, our p-thread construction applies a region-based approach. The base region for a p-thread is an innermost loop where a delinquent load is located. Each loop has an expected delay (the d-cycle), which is obtained from the profiling tool; the average cycle time for one loop iteration is calculated. When an outer loop is added, the d-cycle of the loop is added to that of the delinquent load. The slicing tool defines the prefetching range based on the accumulated d-cycles. At this point, we use 120 (empirically chosen) as the criterion for the prefetching range. Also, regions across function calls are not considered for the prefetching range.

5. Experimental results and analysis

To validate our architecture model, we have designed a complete cycle-by-cycle simulator and have performed intensive simulation experiments with 15 benchmarks.

5.1 Simulation environment

Benchmark selection. The target applications of our simulation are mainly memory-intensive applications. We chose six applications from the Atlantic Aerospace Stressmark suite [27], three applications from the Atlantic Aerospace Data-Intensive Systems Benchmarks suite [26], and six applications from the SPEC2000 suite. The benchmarks are compiled at the peak optimization level of the SimpleScalar target gcc compiler (version 2.6.3) and the benchmarks from SPEC2000 are simulated using the reference input set.

<table>
<thead>
<tr>
<th>Suite</th>
<th>Name (abbreviation)</th>
<th>Skipped instructions</th>
<th>Simulated instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stressmark</td>
<td>Pointer</td>
<td>Full running</td>
<td>85.9M</td>
</tr>
<tr>
<td></td>
<td>Update</td>
<td>Full running</td>
<td>53.2M</td>
</tr>
<tr>
<td></td>
<td>Neighborhood (nbhb)</td>
<td>Full running</td>
<td>763.1M</td>
</tr>
<tr>
<td></td>
<td>Transitive Closure (tr)</td>
<td>Full running</td>
<td>929.7M</td>
</tr>
<tr>
<td></td>
<td>Matrix</td>
<td>300M</td>
<td>500M</td>
</tr>
<tr>
<td></td>
<td>Field</td>
<td>Full running</td>
<td>552.9M</td>
</tr>
<tr>
<td>DIS Benchmarks</td>
<td>Data Management (dm)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Ray Tracing (ray)</td>
<td>Full running</td>
<td>507.5M</td>
</tr>
<tr>
<td></td>
<td>Fast Fourier Transform(fft)</td>
<td>Full running</td>
<td>1B</td>
</tr>
<tr>
<td>SPEC CINT2000</td>
<td>164.gzip</td>
<td>1B</td>
<td>500M</td>
</tr>
<tr>
<td></td>
<td>181.mcf</td>
<td>1B</td>
<td>500M</td>
</tr>
<tr>
<td></td>
<td>175.vpr</td>
<td>1B</td>
<td>500M</td>
</tr>
<tr>
<td></td>
<td>256.bzip2</td>
<td>1B</td>
<td>500M</td>
</tr>
<tr>
<td>SPEC</td>
<td>183.eqquake</td>
<td>1B</td>
<td>1B</td>
</tr>
<tr>
<td>SPEC</td>
<td>179.art</td>
<td>1B</td>
<td>1B</td>
</tr>
</tbody>
</table>

Simulation parameters. The architectural simulator which models our SPEAR architecture is based on the simoutorder.c module [2]. The configurations we have tested are the baseline superscalar architecture with a 128 entry reorder buffer and the SPEAR models with two sizes of IFQ (128 and 256) (since the IFQ size is believed to affect the prefetching capability of the p-thread, we simulated two different IFQ sizes). Table 2 shows the detailed simulation parameters.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Branch predict mode</td>
<td>Bimodal</td>
</tr>
<tr>
<td>Branch table size</td>
<td>2048</td>
</tr>
<tr>
<td>Issue width</td>
<td>8</td>
</tr>
<tr>
<td>Commit width</td>
<td>8</td>
</tr>
<tr>
<td>Instruction fetch queue size</td>
<td>128 and 256</td>
</tr>
<tr>
<td>Reorder buffer size</td>
<td>128 instructions</td>
</tr>
<tr>
<td>Integer functional units</td>
<td>ALU( x 4), MUL/DIV</td>
</tr>
<tr>
<td>Floating point functional units</td>
<td>ALU( x 4), MUL/DIV</td>
</tr>
<tr>
<td>Number of memory ports</td>
<td>2</td>
</tr>
<tr>
<td>Data L1 cache configuration</td>
<td>256 sets, 32 block, 4-way set associative, LRU</td>
</tr>
<tr>
<td>Data L1 cache latency</td>
<td>1 CPU clock cycle</td>
</tr>
<tr>
<td>Unified L2 cache configuration</td>
<td>1024 sets, 64 block, 4-way set associative, LRU</td>
</tr>
<tr>
<td>Unified L2 cache latency</td>
<td>12 CPU clock cycles</td>
</tr>
<tr>
<td>Memory access latency</td>
<td>120 CPU clock cycles</td>
</tr>
</tbody>
</table>

0-7695-2132-0/04/$17.00 (C) 2004 IEEE
5.2 Results and analysis

Figure 6 shows the performance results of our SPEAR architecture. Note that the left bars correspond to the performance of the baseline superscalar architecture. The middle bars and the right bars show the performance results of the SPEAR architecture with two different IFQ sizes (128 and 256 respectively). For demonstration purposes, the diagram shows the normalized performance based on the baseline superscalar architecture. The performance is measured in terms of IPC of the main program thread.

The SPEAR design improves the performance of 11 out of 15 applications. The best result reaches an 87.6% performance improvement, which is achieved with mcf. On the average, a 12.7% speedup is achieved with 128 IFQ and a 20.1% speedup is achieved with 256 IFQ.

However, four applications (tr, field, fft, and gzip) experience a slight performance degradation between 1% and 6.2%. Tr and gzip do not successfully work with our IFQ-based pre-execution because of the low branch hit ratio. Also, gzip contains too many d-loads (49.2M) which causes an excessive amount of triggering operations. This may corrupt the efficient execution of the p-thread. As for fft, the p-threads contain a large number of instructions (1,129) which may slow the execution of the p-thread. In the case of field, the cache miss rate is too low to benefit from prefetching.

The two applications from SPEC-CFP2000 which target floating-point operations show the advantage of the SPEAR model; this is due to the fact that these applications contain long latency floating-point operations which mask the long memory latency operations. In fact, decoupled memory accesses are particularly beneficial when faced with long latency floating-point operations.

Effect of a longer IFQ. Table 3 has been prepared in order to show the effectiveness of a longer IFQ. The second column shows the performance enhancement ratio of SPEAR-256 over SPEAR-128. The remaining two columns correspond to the branch hit-ratio and average IPB (instruction per branch).
Two benchmarks (update and tr) experience a slight performance degradation with the longer IFQ (6% and 1%, respectively), due to the fact that the p-thread execution of those applications suffers from branch mispredictions. In fact, the hit-ratio of branch prediction in the two applications is comparatively low. In contrast, the hit ratio of matrix is quite high (99.4%). Matrix achieves the highest performance enhancement when using the longer IFQ. Indeed, the effectiveness of the long IFQ strongly depends on the branch prediction of the main thread [1].

### Table 3: Performance enhancement with a longer IFQ

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>SPEAR-256 / SPEAR-128</th>
<th>Branch hit ratio</th>
<th>IPB</th>
</tr>
</thead>
<tbody>
<tr>
<td>pointer</td>
<td>1</td>
<td>0.9788</td>
<td>7.08</td>
</tr>
<tr>
<td>update</td>
<td>0.94</td>
<td>0.8865</td>
<td>8.72</td>
</tr>
<tr>
<td>nbh</td>
<td>1.06</td>
<td>0.9958</td>
<td>15.21</td>
</tr>
<tr>
<td>tr</td>
<td>0.99</td>
<td>0.8865</td>
<td>22.55</td>
</tr>
<tr>
<td>matrix</td>
<td>1.45</td>
<td>0.9942</td>
<td>11.75</td>
</tr>
<tr>
<td>field</td>
<td>1</td>
<td>0.987</td>
<td>39.3</td>
</tr>
<tr>
<td>dm</td>
<td>1.01</td>
<td>0.8907</td>
<td>4.92</td>
</tr>
<tr>
<td>ray</td>
<td>1</td>
<td>0.956</td>
<td>7.21</td>
</tr>
<tr>
<td>fft</td>
<td>1</td>
<td>0.9893</td>
<td>10.32</td>
</tr>
<tr>
<td>gzip</td>
<td>1</td>
<td>0.8986</td>
<td>6.08</td>
</tr>
<tr>
<td>mcf</td>
<td>1.05</td>
<td>0.9098</td>
<td>3.45</td>
</tr>
<tr>
<td>vpr</td>
<td>1</td>
<td>0.9005</td>
<td>5.92</td>
</tr>
<tr>
<td>bzip2</td>
<td>1.04</td>
<td>0.9425</td>
<td>6.24</td>
</tr>
<tr>
<td>equake</td>
<td>1.15</td>
<td>0.9018</td>
<td>6.18</td>
</tr>
<tr>
<td>art</td>
<td>1.21</td>
<td>0.9504</td>
<td>6.43</td>
</tr>
</tbody>
</table>

**Effect of dedicated resources.** Since the p-thread is simply a subset slice of the main program, the execution behavior of both threads would be very similar. This means that two threads may seek simultaneously access to the same functional units, since the instruction stream between the two threads is similar. This may cause some resource conflicts. In order to measure the impact of resource constraint due to the simultaneous execution of the main thread and the p-thread, we designed and tested two more SPEAR models with separate functional units for the p-thread execution.

Figure 7 depicts the performance results of the additional two architecture models along with the original two designs. SPEAR.sf-128 and SPEAR.sf-256 correspond to the dedicated resource models with separate functional units which are very similar to the Chip Multiprocessor architecture model [13]. Once again, all results are normalized to the baseline superscalar architecture. As the results indicate, having dedicated functional units improves the p-thread performance. More specifically, tr achieves a 33.2% improvement in performance with SPEAR.sf-128 over SPEAR-128 and a 39.3% improvement with SPEAR.sf-256 over SPEAR-256. On the average, an 18.9% speedup is achieved with 128 IFQ and sf mode (SPEAR-128.sf) and a 26.3% speedup is achieved with 256 IFQ and sf mode (SPEAR-256.sf).

Indeed, the longer queue improves performance by a factor of 7.4% for both SPEAR and SPEAR.sf models, while the dedicated resource models improve performance by a factor of 6.2% with either 128 or 256-entry IFQs.

**Cache miss reduction.** The number of cache misses (L1 data cache) is measured to show the effectiveness of the prefetching capability. Figure 8 shows a reduction in the total number of cache misses for the SPEAR-128 and SPEAR-256. As the results indicate, the number of cache misses is considerably reduced by the speculative pre-execution of the SPEAR. The best result is achieved with art, with a reduction of 38.8% in the number of cache misses. On the average, 19.7% of all cache misses are eliminated by the SPEAR-256 architecture. However, this reduction in the number of the cache misses does not directly influence the overall performance: the ratio of the number of load instructions over the total number of instructions also needs to be considered along with the reduction in the number of cache misses.

**Long latency tolerance.** To demonstrate how well the SPEAR model would tolerate long memory latencies, the benchmarks have also been simulated under varying memory latencies. The resulting performance with six benchmarks is depicted in Figure 9. The longest latency configuration is identified as memory access latency = 200 and L2 cache access latency = 20. The shortest case is designated as memory access latency = 40 and L2 cache access latency = 4. Three more test cases were used in between.

The results demonstrate a robust performance for the long access latency configurations in three applications (pointer, update, and neighborhood). Indeed, the prefetching capability of the pre-execution reduces the impact of the cache misses and produces a stable performance for the long latencies. Although the remaining three benchmarks (dm, mcf, and vpr) experience some amount of performance degradation with longer latencies, they still perform better than an equivalent superscalar architecture. The performance of superscalar architecture drops severely with all six benchmarks.

On the average with the six benchmarks, the performance degradations of the SPEAR-128 and SPEAR-256 at the longest latency are respectively 39.7% and 38.4% (when compared to the performance of the shortest latency configuration). The baseline superscalar architecture loses a whole 48.5% at the longest latency.

### Related Work

Roth and Sohi proposed their Speculative Data-Driven Multithreading (DDMT) which introduced a pre-execution model to mask performance-degrading instructions [20]. In their approach, the data-driven threads run on an additional context of an SMT processor and pre-execute the performance-degrading instructions. Indeed, the data-driven threads include the cache miss instructions and branch misprediction instructions (which are named critical instructions in [20]) with their backward slices. The concept of performance degrading slices was originally introduced by Zilles and Sohi in [24]. They also proposed Speculative Slices to pre-execute those performance degrading slices [25]. The execution model of Speculative Slices is close to our SPEAR. However, it does not include an automatic compiler.
Collins et al. [6] introduced Speculative Precomputation based on the SMT features of the Itanium processor. They also defined a small number of static loads as delinquent loads and include the backward slice as Precomputation Slices (p-slices) for data prefetching thread. It should be noted that their work introduced a new concept (the chaining trigger mechanism) which allows a speculative thread to trigger other speculative threads.

A hardware approach for the same concept was proposed in [7]. They designed and implemented additional hardware resources to construct and trigger p-slices at run time. The Delinquent Load Identification Table (DLIT) is designed to identify delinquent loads at runtime. The Retired Instruction Buffer (RIB) is a hardware structure to construct a p-slice after a delinquent load has been identified. The RIB operations are initiated whenever a delinquent load lacking a p-slice is committed. Once the RIB finishes constructing a p-slice, those instructions in the p-slice should be stored in the Slice Cache (SC). After that, the Slice Information Table (SIT) is used to initiate the p-slice in the later execution. The effect of out-of-order execution with pre-execution was analyzed in [23].

Two more hardware-based dynamic approaches have been introduced by [1] and [18]. In [1], a Dependence Graph Precomputation (DGP) scheme dynamically uncovers the prefetching slice for cache miss instructions. When the Predecode stage detects the load/store instruction which is marked for prefetching (equivalent to the delinquent load), it automatically draws the Dependence Graph for the instructions inside instruction fetch queue. The instructions are chased backward based on register dependencies. In the DGP scheme, the speculative prefetching slice runs on a specially designed hardware called the Precomputation Engine. The other hardware approach is introduced by the Slice-Processor [18], which uses an additional hardware structure called Slicer to construct prefetching slice in the commit stage. The Slicer stores the scout thread (which is equivalent to the p-thread) in the Slice-cache, and the scout thread is initiated upon detecting lead instructions in the main program flow.

P-thread construction in a static way using a compiler was proposed earlier. Luk [17] introduced compiler algorithms to extract speculative pre-execution code: an analysis on a given high-level code finds and annotates the prefetching slice (p-thread). The actual execution of the p-thread is supported by the multithreading features of the SMT architecture. The triggering operation is handled totally in software. Another approach at the high-level language level can be found in Kim and Yeung’s work [12] which is closely related to Luk’s work, but it develops automated compiler algorithms. The last approach (Liao et al. [15]) is different from the previous two in the sense that the analysis is done at the binary level: they also proposed a region-based slicing method with global program information such as data flow and control flow analysis. Those analyses are not possible with hardware based p-thread construction. It is the closest to our SPEAR architecture model. However, the triggering operation is not hardware-oriented and imposes significant software overhead.

7. Conclusions

Traditional data prefetching methods strongly depend on future-event predictions and often fail when faced with irregular memory access patterns. Indeed, the need for new data prefetching methods has grown in modern processor design. In this paper, we have proposed our SPEAR model (Speculative Pre-Execution Assisted by compilerR) which is a hybrid of two previous approaches (compiler-based static and hardware-based dynamic) for speculative pre-execution.
The SPEAR model strongly relies on compiler analysis to construct the p-threads. For this purpose, we developed a software tool which directly operates on the binary. In addition to that, the hardware model for the fast triggering of a p-thread has been defined and tested. The performance of the proposed model has been evaluated with fifteen memory-intensive applications. Our software tool and the associated hardware model operate.

On the average, our experimental results show that our SMT-based SPEAR model achieves a 12.7% improvement with the shorter IFQ and a 20.1% with the longer IFQ. Also, the separate functional unit version results in an 18.9% and 26.3% speedup with the two IFQ sizes. We also showed the performance at the long memory latencies by varying the access latencies. On average, our SPEAR loses a 39.7% (with the shorter IFQ) and a 38.4% (with the longer IFQ) of the performance at the longest latency compared to the shortest latency configuration. The performance of the baseline superscalar architecture drops by as much as a 48.5% at the longest latency.

Further research on the prefetching range needs to be conducted. More algorithms on the region selection can improve the p-thread performance. Also, the actual effectiveness of the p-thread execution will be investigated. In addition, the overhead and complexity of the proposed hardware will be analyzed by considering VLSI implementation issues [3].

References


