NQueens on CUDA: Optimization Issues

Frank Feinbube Bernhard Rabe Martin von Löwis Andreas Polze
Hasso Plattner Institute at the University of Potsdam
Prof.-Dr.-Helmer-St. 2-3, 14482 Potsdam, Germany
{frank.feinbube, bernhard.rabe, martin.vonloewis, andreas.polze}@hpi.uni-potsdam.de

Abstract—Today's commercial off-the-shelf computer systems are multicore computing systems as a combination of CPU, graphic processor (GPU) and custom devices. In comparison with CPU cores, graphic cards are capable to execute hundreds up to thousands compute units in parallel. To benefit from these GPU computing resources, applications have to be parallelized and adapted to the target architecture. In this paper we show our experience in applying the NQueens puzzle solution on GPUs using Nvidia's CUDA (Compute Unified Device Architecture) technology. Using the example of memory usage and memory access, we demonstrate that optimizations of CUDA programs may have contrary results on different CUDA architectures. Evaluation results will point out, that it is not sufficient to use new programming languages or compilers to achieve best results with emerging graphic card computing.

Keywords-GPGPU; memory access trade-off;

I. INTRODUCTION

A recent trend in microprocessor design is the increase of the number of processing cores on a single processor chip, where the resulting products are often called multicore or manycore processors. This trend originates from the desire to utilize the increased number of transistors which can be accommodated on a single chip, following the prediction of Moore's law. Other strategies for utilizing more transistors, such as pipelined and superscalar execution, have mostly been exhausted, leaving the integration of many computing cores as the major strategy to provide an ongoing increase of computing power. This trend can be seen both in the system central processors as well as in graphics processors.

For some years graphic cards were not only used to render pictures to screens, but also for numerical processing. In these applications, shader languages or vendor specific languages like AMD Brook+ [1], AMD Cal [1] or Nvidia Cg [2] were applied. Current frameworks like Nvidia CUDA [3] and AMD Stream Computing SDK [4] are based on the C programming language with few extensions and have a general purpose nature. The next step will be the application of the emerging OpenCL [5], [6] programming framework. It allows to write programs that use either the CPU or GPU as the underlying processing device. The OpenCL implementations that were available at time of writing were not fully functional. ATI provided an implementation that was only capable to use CPUs while Nvidia only supported the use of their CUDA-enabled graphic cards. Therefore we focus on CUDA which is a well established "scalable parallel programming model and a software environment for parallel computing" [7].

The main contribution of this paper is a compilation of issues that we encountered when solving the NQueens problem using the CUDA framework. We first present the NQueens problem and the primary concepts of CUDA programming, report related work, and then report our own experiences with CUDA. The final evaluation shows that the performance impact of code changes can vary heavily for different CUDA architectures. This makes it very difficult to optimize the runtime of programs for CUDA-enabled graphic cards.

II. THE NQUEENS PROBLEM

In order to get a deep understanding of the CUDA programming model, we chose an active researched problem that is complex enough to demonstrate the abilities and limits of programming for GPU. The n queens puzzle fulfilled these requirements. Its goal is to find all places to place a given number n of queens on a chessboard which has n times n fields. A configuration is only valid if no queen attacks another one. This holds if no queen is placed in a row, column or diagonal that is used by another queen.

Figure 1. One of the 92 solutions for the 8 queens problem.

For a regular chess board of 8 by 8 fields, there are 92 possible configurations for 8 queens so that they do not attack each other. Because the problem state increases factorial with the number of queens, today the solutions for the puzzle are only known up to a number of 26 queens. Preußer et al. from the University of Dresden [8] calculated that there are 22,317,699,616,364,044 valid configurations and published their results on July, 11th 2009 [9].

III. RELATED WORK

Queens@TUD (introduced in the previous section) utilized specialized FPGA (Field-programmable gate array) boards for the calculations. The overall problem was subdivided into sub-problems that were calculated in parallel. It took 270 days to calculate the solution for $N=26$. This is particular impressive if we take into account that only 26 Altera and Xilinx boards were used and that each of the boards was running at a very low clock frequency of 90 to 180 MHz. The great performance was achieved by minimizing the instruction set overhead. This example
also demonstrates that CPUs are not the only answer for high-performance parallel computing. Specialized hardware like FPGAs or graphic cards can be a better approach for some problem classes. The NQueens@Home project headed at the Universidad de Concepción de Chile \[10\] is a massive-parallel distributed system with constantly varying participants. A middleware provides and distributes work packages over the Internet. The actual calculations are done by the personal computers of registered users. In contrast to similar systems, NQueens@Home does not exploit graphic cards for the calculations.

Both projects are using a heavily optimized sequential algorithm written in C-language by J. Somers \[11\] which we took as the basis for our algorithm as well. It is a backtracking algorithm and works as follows: For a new queen it uses a bit-mask to select a free place. After placing the queen it updates three lists of masks. One stores all occupied columns, the second all occupied positive\(^1\) diagonals and the last one all occupied negative diagonals. For the next row, the positive diagonal is shifted to the right and the negative one to the left. After that the placing bit-mask is recalculated and a new queen will be set. If no place is available or all queens were set, the algorithm removes the latest entries and sets the latest queen to a different position. In case that all queens were set, the solution counter is increased by one.

In \[12\] the general purpose graphic programming language Nvidia Cg is used to solve the NQueens problem. The authors evaluated their solution with a Nvidia GeForce 6800 Ultra graphic card and compared the results with a Pentium M 2.00 GHz processor. The processor dramatically outperformed the graphic card.

\[13\] discusses different implementations of NQueens solvers and evaluates selected approaches. For that, a Nvidia GeForce 9600 GT running CUDA 1.0 implementations and a Intel Quad Core 2.4 GHz running C++ implementations were used. This evaluation also shows that general purpose usage of graphic cards is slow. The authors also state that CUDA is even slower than Cg.

Both publications study only a single architecture of graphic cards. We will show that there are significant differences in the way graphic cards with different CUDA-Architectures run the same code.

### IV. The CUDA Programming Model

Nvidia CUDA \[3\] is a well established "scalable parallel programming model and a software environment for parallel computing" \[7\]. It allows writing programs that run on general purpose graphic processors (GPGPU) by Nvidia. Due to the hardware architecture of these devices, many complex computational problems can be solved much faster compared to current CPUs. These problems include physical computations and video processing. Nowadays, development for CUDA is done using some C extensions. The code is precompiled with the \texttt{nvcc} tool provided by Nvidia and eventually compiled to binaries accessing CUDA-enabled graphic drivers. Because CUDA works with all modern graphic cards from Nvidia, even Nvidia ION \[14\], it is widely-used in current computers. This makes it particularly interesting for research on parallel computing.

The CUDA programming model aims to enable programmers to develop parallel algorithms that scale to hundreds of cores using thousands of threads. CUDA developers should not need to think about the mechanics of a parallel programming language, but should be enabled to employ the CPU and the GPU in parallel \[7\].

Listing 1 shows the regular way to use CUDA. At first, memory is allocated on the host as well as on the device. Then the input parameters for the CUDA program are copied to the device. This is necessary because CUDA code cannot access host memory. The parts of the application that run on the graphic card are called \textit{kernels}. A kernel is executed by a number of thread blocks that consist of a number of lightweight CUDA threads. The size of a thread block and the number of blocks can be configured at kernel launch time. The selection of these values is a non-trivial problem that is beyond the scope of this paper. CUDA threads that reside in the same block can communicate using slow device memory or fast shared memory. In addition they can be synchronized. The amount of shared memory per block can also be configured at kernel launch time. While the kernel is running, the CPU is free to process additional workloads. In this example it simply waits, till the calculations are finished using the \texttt{cudaThreadSynchronize} statement. The final step is to load the result data from the graphic card’s memory to the host memory.

```c
// 1. allocate memory on the graphic card
void *dataGpu = cudaMalloc((void**)&dataGpu, memSize);
// 2. copy to device memory of the graphic card
cudaMemcpy(pDataGpu, DATA, memSize, cudaMemcpyHostToDevice);
// 3. run the calculation kernel
kernel<<<blockSize, threadsPerBlock, sharedMemorySize>>>(pDataGpu);
// 4. wait for the graphics card threads to finish calculations
cudaThreadSynchronize();
// 5. copy from device memory of the graphic card back to host memory
cudaMemcpy(pData, pDataGpu, memSize, cudaMemcpyDeviceToHost);
```

**Listing 1. CUDA usage model**

Each kernel fulfills the same tasks, as listed in Listing 2. At first each thread calculates its unique thread identifier using some constructs provided by the CUDA environment (blockIdx, blockDim, threadIdx). This identifier can be used to make control decisions and to compute memory addresses to access input parameters. Then the actual calculations take place. In the last step of a CUDA kernel the calculated result is written back to the device memory which can be accessed by the host program afterwards.

```c
int threadId = blockIdx.x*blockDim.x+threadIdx.x;
int parameter = dataGpu[threadId];
// 3. calculate the result
result = parameter * parameter;
// 4. write to array (using thread id as index)
dataGpu[threadId] = result;
```

**Listing 2. CUDA kernel model**

There is a strict separation of kernels and normal program routines. Kernel methods must not be recursive and must not use static
variables. On future CUDA-enabled architectures atomic double-precision floating point operations will be supported via hardware, but at the moment only single-precision floating point operations are feasible. Using double-precision floating point anyway results in slow performance due to the emulation with single-precision operations.

The CUDA memory model is shown in Table I. Similar to the memory of the host, every CUDA device has its own memory. This so called device memory or global memory is the biggest memory region on the graphic device. It is off-chip, therefore relatively slow and can be accessed by host and by kernels. In addition it is persistent across kernel launches. The other extreme are the very fast registers of a thread. There are 16k registers\(^2\) for all threads on a device. Taken a kernel that is executed with 32 blocks and 128 threads per block, only 4 registers are available for each thread.

Local variables that do not fit into registers reside in so called local memory. This memory is mapped into the off-chip device memory and therefore very slow compared to registers. In addition memory of the host, every CUDA device has its own memory. This so called device memory or global memory is the biggest memory region on the graphic device. It is off-chip, therefore relatively slow and can be accessed by host and by kernels. In addition it is persistent across kernel launches. The other extreme are the very fast registers of a thread. There are 16k registers\(^2\) for all threads on a device. Taken a kernel that is executed with 32 blocks and 128 threads per block, only 4 registers are available for each thread.

Local variables that do not fit into registers reside in so called local memory. This memory is mapped into the off-chip device memory and therefore very slow compared to registers. In addition memory of the host, every CUDA device has its own memory. This so called device memory or global memory is the biggest memory region on the graphic device. It is off-chip, therefore relatively slow and can be accessed by host and by kernels. In addition it is persistent across kernel launches. The other extreme are the very fast registers of a thread. There are 16k registers\(^2\) for all threads on a device. Taken a kernel that is executed with 32 blocks and 128 threads per block, only 4 registers are available for each thread.

V. Approach

After investigating the problem and different proof of concepts, we have chosen the promising algorithm of J. Somers [11] (see Section III) as basis for our CUDA solution. This decision founded on the fact that this algorithm does not use recursions, consumes little memory and is used by several other implementations, especially in the very successful ones. [8], [10]

This NQueens algorithm is backtracking algorithm. The first step is to place a queen in the first row and remember occupied fields of the next row. The next queen is then placed in the second row, but cannot sit on in the same column or diagonal as the first queen. Now we derive the free columns in the third row and place a queen on a free place. This procedure is repeated until there is no free field left. If we filled all rows we have a solution, if not we can exclude a set of configurations. In both cases we back track to the previous row, place its queen on the next free field and go on with the procedure.

Due to the fact that flipping a board setting over the y axis creates a new unique solution, it is sufficient to calculate only one-half of the solutions. For odd board sizes a special handling of the middle column is needed, because only one queen can sit in a vertical row.

A. Parallelization

The first and most important step in order to use CUDA for the calculations was to parallelize Somers algorithm. Therefore it was modified in a way that allows the precalculation of all board settings for a given number of rows. Figures 2 shows such a precalculated board setting for two queens. These boards are used as the input for the algorithm which calculates all solutions starting from the given setting. Applied to CUDA the first algorithm runs on the host and the second one as a kernel on the graphic card.

The data layout of a precalculated board setting is shown in Figure 3. The data is represented as a single-dimensional array. Every thread has a chunk within this array that contains information about the precalculated rows. If we use 4 threads and have 3 precalculated rows per thread the layout would look exactly like in the figure. Every row setting is represented by a bitfield where the free places are marked by 1s and occupied ones by 0s.

Listing 3 shows the host routine that calls the CUDA kernel. In the initData function we calculate the initial board settings using a given board size and a row count\(^3\). Thereby we also determine the thread count, which is equal to the number of precalculated board settings. Next we allocate memory on the graphics card and fill it with our data. After that we start the kernel, wait for it to finish and finally sum up the solutions of the parallel kernel runs. Each thread stores its result at the first position of its input data array chunk.

\(^2\)Cards from the GeForce 8 and 9 series only had 8k of registers.

\(^3\)Which is called depth in the listing.
<table>
<thead>
<tr>
<th>memory type</th>
<th>scope</th>
<th>host access</th>
<th>kernel access</th>
<th>speed</th>
<th>size</th>
</tr>
</thead>
<tbody>
<tr>
<td>host memory</td>
<td>per host</td>
<td>R/W</td>
<td>None</td>
<td>medium</td>
<td>big</td>
</tr>
<tr>
<td>device memory</td>
<td>per device</td>
<td>R/W</td>
<td>None</td>
<td>medium</td>
<td>big</td>
</tr>
<tr>
<td>registers</td>
<td>per thread</td>
<td>None</td>
<td>R/W</td>
<td>very fast</td>
<td>very small</td>
</tr>
<tr>
<td>local memory</td>
<td>per thread</td>
<td>None</td>
<td>R/W</td>
<td>medium</td>
<td>medium</td>
</tr>
<tr>
<td>shared memory</td>
<td>per block</td>
<td>None</td>
<td>R/W</td>
<td>fast</td>
<td>small</td>
</tr>
<tr>
<td>constant memory</td>
<td>per device</td>
<td>R/W</td>
<td>R</td>
<td>fast (cached)</td>
<td>medium</td>
</tr>
<tr>
<td>texture memory</td>
<td>per device</td>
<td>R/W</td>
<td>R</td>
<td>fast (cached)</td>
<td>medium</td>
</tr>
</tbody>
</table>

### Table 1

**CUDA MEMORY MODEL [3]**

```c
cudaMalloc((void**)&data_gpu, mem_size);
cudaMemcpy(data_gpu, data, mem_size, cudaMemcpyHostToDevice);
NqueensCUDA<<<blockSize, threadsPerBlock>>>(
    boardsize, threadCount, depth, data_gpu);
cudaThreadSynchronize();
cudaMemcpy(data, data_gpu, mem_size, cudaMemcpyDeviceToHost);
cudaThreadExit();

int aStack[BOARDSIZE + 2];
register int nStack;

register int numrows = 0;
register unsigned int lsb; /* least sig. bit */
/* bits which are set mark free positions */
register unsigned int bitfield = 0;
board_minus = board_size - 1;
/* if board size is N, mask consists of N 1's */
register int mask = (1 << board_size) - 1;
/* Initialize stack */
aStack[0] = -1; /* signifies end of stack */
int half = board_size >> 1; /* divide by two */
/* fill in rightmost 1's in bitfield for half of board_size. */
bitfield = (1 << half) - 1;
/* Initialize field (precalculated setting) */
for (; numrows < depth;)
    { 
        lsb = data[threadId * depth + numrows];
        bitfield &= "lsb; 
        int n = numrows++;
        /* mark occupied places in next row */
        qBitCol[numrows] = qBitCol[n] | lsb;
        qBitNegDiag[numrows]= (qBitNegDiag[n] | lsb) >> 1;
        qBitPosDiag[numrows]= (qBitPosDiag[n] | lsb) << 1;
    }

aStack[nStack++] = bitfield;
/* We can't consider positions of queens that already on the board. */
bitfield = mask & "(qBitCol[numrows])
        qBitNegDiag[numrows])|qBitPosDiag[numrows])";

/* this is the critical loop */
for (; ;)
    { 
        /* get first (least sig) "1" bit */
        lsb = -((signed)bitfield) & bitfield;
        if (0 == bitfield)
            { 
                /* get prev. bitfield from stack */
                bitfield = aStack[--nStack]; 
```
After that we also modified the arrays that store the columns and diagonals to use shared instead of device memory. This is shown in Listing 6.

```c
__shared__ int qBitCol[BOARDSIZE+2] THREADS_PER_BLOCK;
__shared__ int qBitPosDiag[BOARDSIZE+2] THREADS_PER_BLOCK;
__shared__ int qBitNegDiag[BOARDSIZE+2] THREADS_PER_BLOCK;

int sharedMemorySize = MAX_BOARD_SIZE + 4 * threadsPerBlock * sizeOf(int);
NqueensCUDA<<<blockSize, threadsPerBlock, sharedMemorySize>>>(boardSize, threadCount, depth, data_gpu);

Listing 6. Optimization Step 2

The usage of normal shared memory as shown in both optimizations requires choosing the memory size at compile time. To adjust the shared memory sizes at runtime the extern __shared__ prefix can be used. The memory size is determined by the optional third parameter of the CUDA kernel call (see Listing 3), as shown in Listing 7.

```c
int sharedMemorySize = MAX_BOARD_SIZE + 4 * threadsPerBlock * sizeOf(int);
NqueensCUDA<<<blockSize, threadsPerBlock, sharedMemorySize>>>(boardSize, threadCount, depth, data_gpu);
```

Listing 7. Optimization Step 3 - Call of the CUDA Kernel

Because the extern shared memory is one big block, we need different indices to map the four arrays per thread to it. These are shown in Listing 8.

```c
extern __shared__ int sharedData[];

Listing 8. Optimization Step 3
```

The final step was to reduce the necessary amount of shared memory by using current instead of maximal board size to seize the arrays. Less usage of shared memory increases the maximum amount of threads that can be used per block. With this final optimization we hit all three limits for thread blocks per multiprocessor for graphic cards with a CUDA compute capability of 1.1 (registers, shared memory and max warps). We can run eight thread blocks per multi-processor and thus achieve a maximal occupancy of 33%.

```c
int abs = board_size - depth;
int iQBitCol = abs * 4 * tx + 0 * abs;
```

Listing 8. Optimization Step 3
B. Performance impact of the optimizations

After our NQueens program was running on CUDA-enabled graphic devices we began to optimize it. Therefore we reduced the amount of memory needed by each thread. In addition we made use of shared memory instead of local memory to minimize the overhead of device memory accesses. Using more shared memory on the other hand reduces the number of threads that can be run in parallel on a multiprocessor, because only 16KB of shared memory are available per block.

In order to see the performance impacts of our optimizations we executed the following procedure: Each program version was executed using different configurations. These configurations varied in complexity of the sub-boards (precalculated row count, depth) and the thread count per block. The complexity resulted in different thread counts: the more sub-boards were precalculated, the more threads could be used and the lighter was the workload per thread. The block count can be calculated by dividing the thread count by the thread count per block. Table III shows the range of the input parameters.

The configuration with the shortest run time was chosen as a reference. The runtime varied from some seconds to several minutes depending on the current configuration. The occupancy varied from 15.6% to 100% and the best result did often not have the highest occupancy. The runtime is calculated within the program and includes the precalculation of the board settings. The overhead for these precalculations is insignificant for huge queen counts. In addition as described in the previous chapter, at test system 3.1 and 3.2 only the GPU was exchanged. Thus their thread counts varied from 15.6% to 100% and the best result did often not have the highest occupancy. The runtime is calculated within the program and includes the precalculation of the board settings. The overhead for these precalculations is insignificant for huge queen counts. In addition as described in the previous chapter, at test system 3.1 and 3.2 only the GPU was exchanged. Thus their performance could be compared directly.

Figure 4 shows the results for test system 1 and test system 3.1 where current CUDA-enabled graphic cards are employed. With the first program version it took 2.9 / 3.3 seconds to calculate the number of valid configurations for a 16 queens problem. Optimizations reduced execution time, so that in the end the program only used 1.1 / 1.6 seconds to calculate the same result. As expected, using the shared instead of mapped device memory increases performance. The only exception is optimization 3, where the performance slightly declined.

The results of test system 2 and test system 3.2 are shown in Figure 5. In these systems two of the first CUDA-enabled graphic cards were used. The unoptimized NQueens program needed 14.7 / 16.4 seconds to solve the 16 queens problem in the best con-
figuration. In contrast to test system 1, the first three optimization steps increased the execution time. Thus NQueens Optimization 3 required 25.2 / 38.2 seconds to calculate the result. After that, with the final optimization, an increase of the performance occurs. The profit is so big that the execution time of the final version is 12.0 / 17.2 seconds and thus better than the first one.

There is a significant gap between the impacts of the optimizations for both architectures. While they provided a better performance on the later architecture, each step led to worse performance on the predecessor architecture. This holds until the last step, where a big performance gain showed up. This behavior also occurred for different queen counts (14, 15, 17). Because the problem size and runtime grow factorial, for sizes below 14 runtime measurements become inappropriate and for sizes above 17 the execution time for all configuration exceeds days.

This evaluation shows that programming for general purpose graphic cards is still problematic, because programmers can not even make assumptions on the effects that optimizations of a program will have. A program that is optimized for a chosen architecture will not necessarily run fast on another CUDA-enabled architecture. Regarding test system 2 and test system 3.2, a programmer would have stopped his optimizations towards the usage of shared memory, because this led to worse performance. So the optimal performance of 12.0 / 17.2 seconds would not be achieved.

Recommended optimizations regarding shared memory are: the application of fast shared memory instead of slow device memory and the reduction of the amount of memory that is needed per thread. Higher memory access performance is paid with reduced occupancy of graphic card resources. That means that fewer threads can be executed in parallel. The CUDA execution model assumes that most threads in a hardware execution unit (warp) are waiting for I/O (memory access) and are not ready for execution while one thread is running. Thus a reduced memory access delay and a smaller number of threads may improve the performance anyway. For CUDA graphic cards with a compute capability of 1.1 or 1.0, like the ones we used in test system 2 and test system 3.2, the order in which memory is accessed is also relevant. Successive accesses on memory addresses are very fast because all the accesses can be coalesced. If there is no such order, in the worst case each access will result in an individual I/O operation with the proper delay. These additional costs do not accumulate on newer CUDA-enabled architectures. This points out that not only memory type, but also memory access patterns have to be considered. A detailed analysis of memory access patterns and memory coalescing optimization for test system 2 and test system 3.2 are beyond the scope of the paper. Further information on optimizing for CUDA can be found in [15] and [16].

VII. Conclusion

In the literature, current programming frameworks for graphic cards are claimed to be easy to use and very fast.

We demonstrated that the performance of a GPU program is very hard to predict due to different hardware capabilities of different graphic card series. Thus optimizing the code requires a deep understanding of the target platform. Looking at the code, it is not clear whether accessing a variable will be fast, because it is kept in a register, or slow, because it resides in off-chip local memory. This is a situation that programmers acquainted to CPUs are very unfamiliar with. But since future CPU architectures will have some similarities with current GPU architectures - for example the distribution of memory, regular programmers might face similar problems in the future. Therefore studying the characteristics of modern GPUs might help us to develop better programming frameworks for future CPUs.

To build efficient programs for the Compute Unified Device Architecture (CUDA), a sophisticated knowledge about the underlying hardware architecture is needed. Thus, it is not as easy to use the CUDA framework as it seems in the first place. To make it worse CUDA comes with a lot of restrictions. Because light-weight CUDA-threads have no stack, recursion is not supported. CUDA routines are differentiated from normal program routines so reusing of code fragments becomes impossible. On Windows, long-running CUDA-threads result in a driver restart [17].

There is still a lot of work to do until general purpose programming for graphic cards will be as comfortable as programming for CPUs. Performance still has its price. The trade-off for faster programs is a higher programming effort.
Figure 5. Runtime comparison of different versions of the NQueens program for $N=16$ on GeForce 8600M GS (test system 2) and Quadro NVS 295 (test system 3.2). The base program and optimization details are described in section V.

REFERENCES


